EasyManua.ls Logo

Texas Instruments TMS570LC4357

Texas Instruments TMS570LC4357
2208 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
EMAC Module Registers
www.ti.com
1886
SPNU563AMarch 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
EMAC/MDIO Module
32.5.7 Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)
The transmit interrupt status (unmasked) register (TXINTSTATRAW) is shown in Figure 32-48 and
described in Table 32-46.
Figure 32-48. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) (offset = 80h)
31 16
Reserved
R-0
15 8
Reserved
R-0
7 6 5 4 3 2 1 0
TX7PEND TX6PEND TX5PEND TX4PEND TX3PEND TX2PEND TX1PEND TX0PEND
R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 32-46. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions
Bit Field Value Description
31-8 Reserved 0 Reserved
7 TX7PEND 0-1 TX7PEND raw interrupt read (before mask).
6 TX6PEND 0-1 TX6PEND raw interrupt read (before mask).
5 TX5PEND 0-1 TX5PEND raw interrupt read (before mask).
4 TX4PEND 0-1 TX4PEND raw interrupt read (before mask).
3 TX3PEND 0-1 TX3PEND raw interrupt read (before mask).
2 TX2PEND 0-1 TX2PEND raw interrupt read (before mask).
1 TX1PEND 0-1 TX1PEND raw interrupt read (before mask).
0 TX0PEND 0-1 TX0PEND raw interrupt read (before mask).

Table of Contents

Related product manuals