EMAC Module Registers
www.ti.com
1914
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
EMAC/MDIO Module
32.5.43 MAC Address Low Bytes Register (MACADDRLO)
The MAC address low bytes register used in receive address matching (MACADDRLO), is shown in
Figure 32-84 and described in Table 32-82.
Figure 32-84. MAC Address Low Bytes Register (MACADDRLO) (offset = 500h)
31 21 20 19 18 16
Reserved VALID MATCHFILT CHANNEL
R-0 R/W-x R/W-x R/W-x
15 8 7 0
MACADDR0 MACADDR1
R/W-x R/W-x
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = value is indeterminate after reset
Table 32-82. MAC Address Low Bytes Register (MACADDRLO) Field Descriptions
Bit Field Value Description
31-21 Reserved 0 Reserved
20 VALID Address valid bit. This bit should be cleared to 0 for unused address channels.
0 Address is not valid and will not be used for matching or filtering incoming packets.
1 Address is valid and will be used for matching or filtering incoming packets.
19 MATCHFILT Match or filter bit.
0 The address will be used (if the VALID bit is set) to filter incoming packet addresses.
1 The address will be used (if the VALID bit is set) to match incoming packet addresses.
18-16 CHANNEL 0-7h Channel select. Determines which receive channel a valid address match will be transferred to. The
channel is a don't care if MATCHFILT is cleared to 0.
15-8 MACADDR0 0-FFh MAC address lower 8-0 bits (byte 0).
7-0 MACADDR1 0-FFh MAC address bits 15-8 (byte 1).