Texas Instruments TMS570LC4357 User Manual

System and Peripheral Control Registers www.ti.com
226
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Architecture
2.5.3.6 Peripheral Protection Set Register 1 (PPROTSET1)
There is one bit for each quadrant for PS8 to PS15. The protection scheme is described in
Section 2.5.3.5. This register is shown in Figure 2-77 and described in Table 2-91.
NOTE: Only those bits that have a slave at the corresponding bit position are implemented. Writes
to unimplemented bits have no effect and reads are 0.
Figure 2-77. Peripheral Protection Set Register 1 (PPROTSET1) (offset = 24h)
31 0
PS[15-8]QUAD[3-0]PROTSET
R/WP-0
LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 2-91. Peripheral Protection Set Register 1 (PPROTSET1) Field Descriptions
Bit Field Value Description
31-0 PS[15-8]QUAD[3-0]
PROTSET
Peripheral select quadrant protection set.
0 Read: The peripheral select quadrant can be written to and read from in both user and
privileged modes.
Write: The bit is unchanged.
1 Read: The peripheral select quadrant can be written to only in privileged mode, but it can be
read in both user and privileged modes.
Write: The corresponding bit in PPROTSET1 and PPROTCLR1 registers is set to 1.
2.5.3.7 Peripheral Protection Set Register 2 (PPROTSET2)
There is one bit for each quadrant for PS16 to PS23. The protection scheme is described in
Section 2.5.3.5. This register is shown in Figure 2-78 and described in Table 2-92.
NOTE: Only those bits that have a slave at the corresponding bit position are implemented. Writes
to unimplemented bits have no effect and reads are 0.
Figure 2-78. Peripheral Protection Set Register 2 (PPROTSET2) (offset = 28h)
31 0
PS[23-16]QUAD[3-0]PROTSET
R/WP-0
LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 2-92. Peripheral Protection Set Register 2 (PPROTSET2) Field Descriptions
Bit Field Value Description
31-0 PS[23-16]QUAD[3-0]
PROTSET
Peripheral select quadrant protection set.
0 Read: The peripheral select quadrant can be written to and read from in both user and
privileged modes.
Write: The bit is unchanged.
1 Read: The peripheral select quadrant can be written to only in privileged mode, but it can be
read in both user and privileged modes.
Write: The corresponding bit in PPROTSET2 and PPROTCLR2 registers is set to 1.

Texas Instruments TMS570LC4357 Specifications

General

Brand	Texas Instruments
Model	TMS570LC4357
Category	Microcontrollers
Language	English