www.ti.com
System and Peripheral Control Registers
245
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Architecture
2.5.3.34 Privileged Peripheral Frame 0 MasterID Protection Register_H (PPS0MSTID_H)
Figure 2-105. Privileged Peripheral Frame 0 MasterID Protection Register_H (PPS0MSTID_H)
(offset = 404h)
31 16
PPS0_QUAD3_MSTID
R/WP-FFFFh
15 0
PPS0_QUAD2_MSTID
R/WP-FFFFh
LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 2-119. Privileged Peripheral Frame 0 MasterID Protection Register_H (PPS0MSTID_H)
Field Description
Bit Field Value Description
31-16 PPS0_QUAD3_MSTID MasterID filtering for Quadrant 3 of PPS[0].
0 Read: The corresponding master-ID is not permitted to access the peripheral.
Write: Disable the permission of the corresponding master to access the peripheral.
1 Read: The corresponding master-ID is permitted to access the peripheral.
Write: Enable the permission of the corresponding master to access the peripheral.
15-0 PPS0_QUAD2_MSTID MasterID filtering for Quadrant 2 of PPS[0].
0 Read: The corresponding master-ID is not permitted to access the peripheral.
Write: Disable the permission of the corresponding master to access the peripheral.
1 Read: The corresponding master-ID is permitted to access the peripheral.
Write: Enable the permission of the corresponding master to access the peripheral.
To Next Page
Loading...
Need help?
General
