www.ti.com
System and Peripheral Control Registers
251
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Architecture
2.5.3.40 Privileged Peripheral Memory Frame MasterID Protection Register (PPCS[0-7]MSTID)
Figure 2-111. Privileged Peripheral Memory Frame MasterID Protection Register (PPCSnMSTID)
(offset = 5C0h-5DCh)
31 16
PPCS(2n+1)_MSTID
R/WP-FFFFh
15 0
PPCS(2n)_MSTID
R/WP-FFFFh
LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 2-125. Privileged Peripheral Memory Frame MasterID Protection Register (PPCSnMSTID)
Field Descriptions
Bit Field Value Description
31-16 PPCS(2n+1)_MSTID MasterID filtering for PPCS[2n+1], where n = 0 to 7.
0 Read: The corresponding master-ID is not permitted to access the peripheral.
Write: Disable the permission of the corresponding master to access the peripheral.
1 Read: The corresponding master-ID is permitted to access the peripheral.
Write: Enable the permission of the corresponding master to access the peripheral.
15-0 PPCS(2n)_MSTID MasterID filtering for PPCS[2n], where n = 0 to 7.
0 Read: The corresponding master-ID is not permitted to access the peripheral.
Write: Disable the permission of the corresponding master to access the peripheral.
1 Read: The corresponding master-ID is permitted to access the peripheral.
Write: Enable the permission of the corresponding master to access the peripheral.