RTI Control Registers
www.ti.com
612
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Real-Time Interrupt (RTI) Module
Table 17-26. RTI Set Interrupt Control Register (RTISETINTENA) Field Descriptions (continued)
Bit Field Value Description
8 SETDMA0 Set compare DMA request 0.
0 Read: DMA request is disabled.
Write: DMA request is unchanged.
1 Read or Write: DMA request is enabled.
7-4 Reserved 0 Reads return 0. Writes have no effect.
3 SETINT3 Set compare interrupt 3.
0 Read: Interrupt is disabled.
Write: Corresponding bit is unchanged.
1 Read or Write: Interrupt is enabled.
2 SETINT2 Set compare interrupt 2.
0 Read: Interrupt is disabled.
Write: Corresponding bit is unchanged.
1 Read or Write: Interrupt is enabled.
1 SETINT1 Set compare interrupt 1.
0 Read: Interrupt is disabled.
Write: Corresponding bit is unchanged.
1 Read or Write: Interrupt is enabled.
0 SETINT0 Set compare interrupt 0.
0 Read: Interrupt is disabled.
Write: Corresponding bit is unchanged.
1 Read or Write: Interrupt is enabled.