Control Registers and Control Packets
www.ti.com
762
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Direct Memory Access Controller (DMA) Module
20.3.1.53 Debug Control Register (DCTRL)
Figure 20-70. Debug Control Register (DCTRL) [offset = 180h]
31 29 28 24 23 17 16
Reserved CHNUM Reserved DMADBGS
R-0 R-0 R-0 R/W1C-0
15 1 0
Reserved DBGEN
R-0 R/WC-0
LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset
Table 20-60. Debug Control Register (DCTRL) Field Descriptions
Bit Field Value Description
31-29 Reserved 0 Reads return 0. Writes have no effect.
28-24 CHNUM 0-1Fh Channel Number. This bit field indicates the channel number that causes the watch point to match.
23-17 Reserved 0 Reads return 0. Writes have no effect.
16 DMADBGS DMA debug status. When a watch point is set up to watch for a unique bus address or a range of
addresses is true on one of the three bus ports, then the DMA debug status bit is set to 1 and a
debug request signal is asserted to the main CPU. The CPU must write a 1 to clear this bit for the
DMA controller to release the debug request signal.
0 Read: No watch point condition is detected.
Write: No effect.
1 Read: The watch point condition is detected.
Write: The bit is cleared.
15-1 Reserved 0 Reads return 0. Writes have no effect.
0 DBGEN Debug Enable.
Note: This bit can only be set when using a debugger.
Note: This bit is reset when Test reset (TRST) is low.
0 Debug is disabled.
1 The watch point checking logics is enabled.
To Next Page
Loading...
