www.ti.com
ADC Registers
893
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Analog To Digital Converter (ADC) Module
22.3.7 ADC Group2 Operating Mode Control Register (ADG2MODECR)
ADC Group2 Operating Mode Control Register (ADG2MODECR) is shown in Figure 22-28 and Figure 22-
29, described in Table 22-13. As shown, the format of the ADG2MODECR is different based on whether
the ADC module is configured to be a 12-bit or a 10-bit ADC module.
Figure 22-28. 12-bit ADC Group2 Operating Mode Control Register (ADG2MODECR)
[offset = 18h]
31 24
Reserved
R-0
23 16
Reserved
No Reset on
ChnSel
R-0 R/W-0
15 10 9 8
Reserved G2_DATA_FMT
R-0 R/W-0
7 6 5 4 3 2 1 0
Reserved G2_CHID OVR_G2_
RAM_IGN
G2_HW_TRIG Reserved G2_MODE FRZ_G2
R-0 R/W-0 R/W-0 R/W-0 R-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Figure 22-29. 10-bit ADC Group2 Operating Mode Control Register (ADG2MODECR)
[offset = 18h]
31 24
Reserved
R-0
23 16
Reserved
No Reset on
ChnSel
R-0 R/W-0
15 8
Reserved
R-0
7 6 5 4 3 2 1 0
Reserved G2_CHID OVR_G2_
RAM_IGN
G2_HW_TRIG G2_8BIT G2_MODE FRZ_G2
R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset