ADC Registers
www.ti.com
914
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Analog To Digital Converter (ADC) Module
22.3.24 ADC Results Memory Size Configuration Register (ADBNDEND)
ADC Results Memory Size Configuration Register (ADBNDEND) is shown in Figure 22-46 and described
in Table 22-30.
Figure 22-46. ADC Results Memory Size Configuration Register (ADBNDEND) [offset = 5Ch]
31 17 16
Reserved BUF_INIT_ACTIVE
R-0 R-0
15 3 2 0
Reserved BNDEND
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 22-30. ADC Results Memory Size Configuration Register (ADBNDEND) Field Descriptions
Bit Field Value Description
31-17 Reserved 0 Reads return 0. Writes have no effect.
16 BUF_INIT_ACTIVE ADC Results Memory Auto-initialization Status.
Any operation mode read/write:
0 ADC Results Memory is currently not being initialized, and the ADC is available. If this bit is
read as '0' after triggering an auto-initialization of the ADC results memory, then the ADC
results memory has been completely initialized to zeros. For devices requiring parity
checking on the ADC results memory, the parity bit in the results memory will also be
initialized according to the parity polarity. The parity polarity as well as the auto-initialization
process is controlled by the System module. Please refer to Chapter 2 for more details.
1 ADC results memory is being initialized, and the ADC is not available for conversion.
15-3 Reserved 0 Reads return 0. Writes have no effect.
2-0 BNDEND Buffer Boundary End. These bits specify the total number of memory buffers available for
storing the ADC conversion results. These bits should be programmed to match the number
of ADC conversion result buffers required to be used for the application.
Any operation mode read/write:
0 16 words available for storing ADC conversion results.
1h 32 words available for storing ADC conversion results.
2h 64 words available for storing ADC conversion results. This is the maximum configuration
allowed since the device supports 64 buffers each for ADC1 as well as ADC2.
4h-7h Reserved. These combinations must not be used.
To Next Page
Loading...
Need help?
General
