FlexRay Module Registers
www.ti.com
1312
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
FlexRay Module
Figure 26-84. Clear on Event to System Memory Set 2 (CESMS2) [offset_TU = E8h]
31 16
CESMS2[63-48]
R/WS-0
15 0
CESMS2[47-32]
R/WS-0
LEGEND: R/W = Read/Write; R = Read only; S = Set; -n = value after reset
Table 26-64. Clear on Event to System Memory Set 2 (CESMS2) Field Descriptions
Bit Field Value Description
31-0 CESMS2[n] Clear on Event to System Memory Set 2. The register bits 0 to 31 correspond to message buffers
32 to 63. Each bit of the register enables an automatic clear of the corresponding ETESM2 bit after
a receive or transmit event:
0 No clear.
1 Activate clear.
Figure 26-85. Clear on Event to System Memory Reset 2 (CESMR2) [offset_TU = ECh]
31 16
CESMR2
R/WC-0
15 0
CESMR2
R/WC-0
LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset
Table 26-65. Clear on Event to System Memory Reset 2 (CESMR2) Field Descriptions
Bit Field Description
31-0 CESMR2 Clear on Event to System Memory Reset 2. The CESMR2 register shows the identical values to CESMS2 if
read.
To Next Page
Loading...
Need help?
General
