Control Registers
www.ti.com
1602
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Multi-Buffered Serial Peripheral Interface Module (MibSPI) with Parallel Pin
Option (MibSPIP)
28.3.47 ECC Diagnostic Status Register (ECCDIAG_STAT)
NOTE: ECCDIAG_STAT Validity
Both SEFLG and DEFLG are valid only during Diagnostic Mode (when ECCDIAG_EN = 5h).
This status register should be write-cleared after coming out of Diagnostic Mode.
Figure 28-83. ECC Diagnostic Status Register (ECCDIAG_STAT) [offset = 144h]
31 18 17 16
Reserved DEFLG
R-0 R/W1C-0
15 2 1 0
Reserved SEFLG
R-0 R/W1C-0
LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset
Table 28-58. ECC Diagnostic Status Register (ECCDIAG_STAT) Field Descriptions
Bit Field Value Description
31-18 Reserved 0 Reads return 0. Writes have no effect.
17 DEFLG[1] Double-bit error flag.
0 Read: No error.
Write: No effect.
1 Read: A double-bit error is detected for RXRAM bank during diagnostic mode tests.
Write: Clears the bit.
16 DEFLG[0] Double-bit error flag.
0 Read: No error.
Write: No effect.
1 Read: A double-bit error is detected for TXRAM bank during diagnostic mode tests.
Write: Clears the bit.
15-2 Reserved 0 Reads return 0. Writes have no effect.
1 SEFLG[1] Single-bit error flag.
0 Read: No error.
Write: No effect.
1 Read: A single-bit error is detected for RXRAM bank during diagnostic mode tests.
Write: Clears the bit.
0 SEFLG[0] Single-bit error flag.
0 Read: No error.
Write: No effect.
1 Read: A single-bit error is detected for TXRAM bank during diagnostic mode tests.
1 Write: Clears the bit.
To Next Page
Loading...
Need help?
General
