www.ti.com
System and Peripheral Control Registers
161
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Architecture
2.5.1.13 Clock Domain Disable Register (CDDIS)
The CDDIS register, shown in Figure 2-20 and described in Table 2-32, controls the state of the clock
domains.
NOTE: All the clock domains are enabled on wakeup.
The application should assure that when HCLK and VCLK_sys are turned off through the
HCLKOFF bit, the GCLK1 domain is also turned off.
The register bits in CDDIS are designated as high-integrity bits and have been implemented
with error-correcting logic such that each bit, although read and written as a single bit, is
actually a multi-bit key with error correction capability. As such, single-bit flips within the “key”
can be corrected allowing protection of the system as a whole. An error detected is signaled
to the ESM module.
Figure 2-20. Clock Domain Disable Register (CDDIS) (offset = 3Ch)
31 16
Reserved
R-0
15 12 11 10 9 8
Reserved VCLKA4OFF Reserved Reserved VCLK3OFF
R-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0
7 6 5 4 3 2 1 0
Reserved RTICLK1OFF VCLKA2OFF VCLKA1OFF VCLK2OFF VCLKPOFF HCLKOFF GCLK1OFF
R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 2-32. Clock Domain Disable Register (CDDIS) Field Descriptions
Bit Field Value Description
31-12 Reserved 0-1 Reads return 0 or 1 and privilege mode writes allowed.
11 VCLKA4OFF VCLKA4 domain off.
0 The VCLKA4 domain is enabled.
1 The VCLKA4 domain is disabled.
10-9 Reserved 0-1 Reads return 0 or 1 and privilege mode writes allowed.
8 VCLK3OFF VCLK3 domain off.
0 The VCLK3 domain is enabled.
1 The VCLK3 domain is disabled.
7 Reserved 0-1 Reads return 0 or 1 and privilege mode writes allowed.
6 RTICLK1OFF RTICLK1 domain off.
0 The RTICLK1 domain is enabled.
1 The RTICLK1 domain is disabled.
5-4 VCLKA[2-1]OFF VCLKA[2-1] domain off.
0 The VCLKA[2-1] domain is enabled.
1 The VCLKA[2-1] domain is disabled.
3 VCLK2OFF VCLK2 domain off.
0 The VCLK2 domain is enabled.
1 The VCLK2 domain is disabled.
2 VCLKPOFF VCLK_periph domain off.
0 The VCLK_periph domain is enabled.
1 The VCLK_periph domain is disabled.
To Next Page
Loading...
Need help?
General
