EasyManua.ls Logo

Texas Instruments TMS570LC4357

Texas Instruments TMS570LC4357
2208 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
EMAC Module Registers
www.ti.com
1908
SPNU563AMarch 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
EMAC/MDIO Module
32.5.31 Emulation Control Register (EMCONTROL)
The emulation control register (EMCONTROL) is shown in Figure 32-72 and described in Table 32-70.
Figure 32-72. Emulation Control Register (EMCONTROL) (offset = 168h)
31 16
Reserved
R-0
15 2 1 0
Reserved SOFT FREE
R-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 32-70. Emulation Control Register (EMCONTROL) Field Descriptions
Bit Field Value Description
31-2 Reserved 0 Reserved
1 SOFT Emulation soft bit. This bit is used in conjunction with FREE bit to determine the emulation suspend
mode. This bit has no effect if FREE = 1.
0 Soft mode is disabled. EMAC stops immediately during emulation halt.
1 Soft mode is enabled. During emulation halt, EMAC stops after completion of current operation.
0 FREE Emulation free bit. This bit is used in conjunction with SOFT bit to determine the emulation suspend
mode.
0 Free-running mode is disabled. During emulation halt, SOFT bit determines operation of EMAC.
1 Free-running mode is enabled. During emulation halt, EMAC continues to operate.
32.5.32 FIFO Control Register (FIFOCONTROL)
The FIFO control register (FIFOCONTROL) is shown in Figure 32-73 and described in Table 32-71.
Figure 32-73. FIFO Control Register (FIFOCONTROL) (offset = 16Ch)
31 16
Reserved
R-0
15 2 1 0
Reserved TXCELLTHRESH
R-0 R/W-2h
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 32-71. FIFO Control Register (FIFOCONTROL) Field Descriptions
Bit Field Value Description
31-2 Reserved 0 Reserved
1-0 TXCELLTHRESH Transmit FIFO cell threshold. Indicates the number of 64-byte packet cells required to be in the
transmit FIFO before the packet transfer is initiated. Packets with fewer cells will be initiated when
the complete packet is contained in the FIFO. The default value is 2, but 3 is also valid. 0 and 1 are
not valid values.
0-1h Not a valid value.
2h Two 64-byte packet cells required to be in the transmit FIFO.
3h Three 64-byte packet cells required to be in the transmit FIFO.

Table of Contents

Related product manuals