RTI Control Registers
www.ti.com
610
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Real-Time Interrupt (RTI) Module
17.3.23 RTI Timebase Low Compare Register (RTITBLCOMP)
The timebase low compare register holds the value to activate the edge detection circuit. This register is
shown in Figure 17-34 and described in Table 17-24.
Figure 17-34. RTI Timebase Low Compare Register (RTITBLCOMP) [offset = 70h]
31 16
TBLCOMP
R/WP-0
15 0
TBLCOMP
R/WP-0
LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 17-24. RTI Timebase Low Compare Register (RTITBLCOMP) Field Descriptions
Bit Field Value Description
31-0 TBLCOMP 0-FFFF FFFFh Timebase low compare value. This value determines when the edge detection circuit starts
monitoring the NTU signal. It will be compared with RTIUC0.
A read of this register will return the current compare value.
A write to this register has the following effects:
If TBEXT = 0: The compare value is updated.
If TBEXT = 1: The compare value is not changed.
17.3.24 RTI Timebase High Compare Register (RTITBHCOMP)
The timebase high compare register holds the value to deactivate the edge detection circuit. This register
is shown in Figure 17-35 and described in Table 17-25.
Figure 17-35. RTI Timebase High Compare Register (RTITBHCOMP) [offset = 74h]
31 16
TBHCOMP
R/WP-0
15 0
TBHCOMP
R/WP-0
LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 17-25. RTI Timebase High Compare Register (RTITBHCOMP) Field Descriptions
Bit Field Value Description
31-0 TBHCOMP 0-FFFF FFFFh Timebase high compare value. This value determines when the edge detection circuit will stop
monitoring the NTU signal. It will be compared with RTIUC0.
RTITBHCOMP must be less than RTICPUC0 because RTIUC0 will be reset when RTICPUC0
is reached.
Example: The NTU edge detection circuit should be active ± 10 RTICLK cycles around
RTICPUC0.
• RTICPUC0 = 0050h
• RTITBLCOMP = 0046h
• RTITBHCOMP = 0009h
A read of this register will return the current compare value.
A write to this register has the following effects:
If TBEXT = 0: The compare value is updated.
If TBEXT = 1: The compare value is not changed.