www.ti.com
89
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
List of Tables
24-2. Triggered Control Packets ............................................................................................. 1142
24-3. DCP RAM ................................................................................................................ 1144
24-4. DCP Parity RAM......................................................................................................... 1144
24-5. Field Addresses of the WCAP, ECNT, PCNT Example............................................................ 1145
24-6. 32-Bit-Transfer of Data Fields ......................................................................................... 1146
24-7. Destination Buffer Values .............................................................................................. 1146
24-8. 64-Bit-Transfer of Control Field and Data Fields.................................................................... 1147
24-9. Destination Buffer Values .............................................................................................. 1147
24-10. HTU Control Registers.................................................................................................. 1148
24-11. Global Control Register (HTU GC) Field Descriptions ............................................................. 1149
24-12. Control Packet Enable Register (HTU CPENA) Field Descriptions .............................................. 1150
24-13. CPENA Write Results................................................................................................... 1150
24-14. CPENA Read Results .................................................................................................. 1150
24-15. Control Packet (CP) Busy Register 0 (HTU BUSY0) Field Descriptions......................................... 1151
24-16. Control Packet (CP) Busy Register 1 (HTU BUSY1) Field Descriptions......................................... 1152
24-17. Control Packet (CP) Busy Register 2 (HTU BUSY2) Field Descriptions......................................... 1152
24-18. Control Packet (CP) Busy Register 3 (HTU BUSY3) Field Descriptions......................................... 1153
24-19. Active Control Packet and Error Register (HTU ACPE) Field Descriptions ..................................... 1153
24-20. Request Lost and Bus Error Control Register (HTU RLBECTRL) Field Descriptions.......................... 1155
24-21. Buffer Full Interrupt Enable Set Register (HTU BFINTS) Field Descriptions.................................... 1156
24-22. Buffer Full Interrupt Enable Clear Register (HTU BFINTC) Field Descriptions ................................. 1156
24-23. Interrupt Mapping Register (HTU INTMAP) Field Descriptions ................................................... 1157
24-24. Interrupt Offset Register 0 (HTU INTOFF0) Field Descriptions ................................................... 1158
24-25. Interrupt Offset Register 1 (HTU INTOFF1) Field Descriptions ................................................... 1159
24-26. Buffer Initialization Mode Register (HTU BIM) Field Descriptions ................................................ 1160
24-27. Buffer Initialization....................................................................................................... 1160
24-28. Request Lost Flag Register (HTU RLOSTFL) Field Descriptions ................................................ 1162
24-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) Field Descriptions .......................................... 1162
24-30. BER Interrupt Flag Register (HTU BERINTFL) Field Descriptions ............................................... 1163
24-31. Memory Protection 1 Start Address Register (HTU MP1S) Field Descriptions ................................. 1164
24-32. Memory Protection 1 End Address Register (HTU MP1E) Field Descriptions .................................. 1164
24-33. Debug Control Register (HTU DCTRL) Field Descriptions ........................................................ 1165
24-34. Watch Point Register (HTU WPR) Field Descriptions.............................................................. 1166
24-35. Watch Mask Register (HTU WMR) Field Descriptions ............................................................. 1166
24-36. Module Identification Register (HTU ID) Field Descriptions ....................................................... 1167
24-37. Parity Control Register (HTU PCR) Field Descriptions............................................................. 1168
24-38. Parity Address Register (HTU PAR) Field Descriptions ........................................................... 1169
24-39. Memory Protection Control and Status Register (HTU MPCS) Field Descriptions............................. 1170
24-40. Memory Protection 0 Start Address Register (HTU MP0S) Field Descriptions ................................. 1173
24-41. Memory Protection End Address Register (HTU MP0E) Field Descriptions .................................... 1173
24-42. Double Control Packet Memory Map ................................................................................. 1174
24-43. Initial Full Address A Register (HTU IFADDRA) Field Descriptions .............................................. 1175
24-44. Initial Full Address B Register (HTU IFADDRB) Field Descriptions .............................................. 1175
24-45. Initial N2HET Address and Control Register (HTU IHADDRCT) Field Descriptions ........................... 1176
24-46. Initial Transfer Count Register (HTU ITCOUNT) Field Descriptions ............................................. 1177
24-47. Current Full Address A Register (HTU CFADDRA) Field Descriptions .......................................... 1178
24-48. Current Full Address B Register (HTU CFADDRB) Field Descriptions .......................................... 1179
24-49. Current Frame Count Register (HTU CFCOUNT) Field Descriptions............................................ 1180
24-50. Application Examples for Setting the Transfer Modes of CP A and B of a DCP ............................... 1181
To Next Page
Loading...
