www.ti.com
FlexRay Module Registers
1343
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
FlexRay Module
Table 26-96. Error Interrupt Register (EIR) Field Descriptions (continued)
Bit Field Value Description
2 SFBM Sync frames below minimum. This flag signals that the number of sync frames received during the
last communication cycle was below the limit required by the FlexRay protocol. The minimum
number of sync frames per communication cycle is 2.
0 Two or more sync frames are received during last communication cycle.
1 Less than two sync frames are received during last communication cycle.
1 CNA Command not accepted. The flag signals that the controller host interface command vector CMD in
the SUC configuration register 1 was reset to 0000 due to an unaccepted controller host interface
command.
0 Controller host interface command is accepted.
1 Controller host interface command is not accepted.
0 PEMC POC error mode changed. This flag is set whenever the error mode signaled by ERRM in the
communication controller error vector register has changed.
0 Error mode has not changed.
1 Error mode has changed.
26.3.2.2.2 Status Interrupt Register (SIR)
The flags are set by the communication controller when a corresponding event occurs. They remain set
until the host clears them. If enabled, an interrupt is pending while one of the bits is set. A flag is cleared
by writing a 1 to the corresponding bit position. Writing a 0 has no effect on the flag. A hardware reset will
also clear the register.
Figure 26-118 and Table 26-97 illustrate this register.
Figure 26-118. Status Interrupt Register (SIR) [offset_CC = 24h]
31 26 25 24 23 18 17 16
Reserved MTSB WUPB Reserved MTSA WUPA
R-0 R/W-0 R/W-0 R-0 R/W-0 R/W-0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SDS MBSI SUCS SWE TOBC TIBC TI1 TI0 NMVC RFCL RFNE RXI TXI CYCS CAS WST
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 26-97. Status Interrupt Register (SIR) Field Descriptions
Bit Field Value Description
31-26 Reserved 0 Reads return 0. Writes have no effect.
25 MTSB MTS received on channel B. Media access test symbol received on channel B during the last
symbol window. Updated by the communication controller for each channel at the end of the
symbol window.
0 No MTS symbol is received.
1 MTS symbol is received.
24 WUPB Wakeup pattern channel B. This flag is set by the communication controller when a wakeup pattern
was received on channel B.
0 No wakeup pattern is on channel B.
1 Wakeup pattern is on channel B.
23-18 Reserved 0 Reads return 0. Writes have no effect.
17 MTSA MTS received on channel A. Media access test symbol received on channel A during the last
symbol window. Updated by the communication controller for each channel at the end of the
symbol window.
0 No MTS symbol is received.
1 MTS symbol is received.
To Next Page
Loading...
Need help?
General
