SCI Control Registers
www.ti.com
1740
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Serial Communication Interface (SCI) Module
30.7.4 SCI Clear Interrupt Register (SCICLEARINT)
Figure 30-11 and Table 30-7 illustrate this register. SCICLEARINT register is used to clear the selected
enabled interrupts with out accessing SCISETINT register.
Figure 30-11. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h]
31 27 26 25 24
Reserved CLR FE INT CLR OE INT CLR PE INT
R-0 R/W-0 R/W-0 R/W-0
23 19 18 17 16
Reserved CLR
RX DMA ALL
CLR
RX DMA
CLR
TX DMA
R-0 R/W-0 R/W-0 R/W-0
15 10 9 8
Reserved CLR RX INT CLR TX INT
R-0 R/W-0 R/W-0
7 2 1 0
Reserved CLR
WAKEUP INT
CLR
BRKDT INT
R-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 30-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions
Bit Field Value Description
31-27 Reserved 0 Reads return 0. Writes have no effect.
26 CLR FE INT Clear framing-error interrupt. This bit disables the framing-error interrupt when set.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read: The interrupt is enabled.
Write: The interrupt is disabled.
25 CLR CE INT Clear overrun-error interrupt. This bit disables the SCI overrun error interrupt when set.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read: The interrupt is enabled.
Write: The interrupt is disabled.
24 CLR PE INT Clear parity interrupt. This bit disables the parity error interrupt when set.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read: The interrupt is enabled.
Write: The interrupt is disabled.
23-19 Reserved 0 Reads return 0. Writes have no effect.
18 CLR RX DMA ALL Clear receive DMA all. This bit clears the receive DMA request for address frames when set.
Only receive data frames generate a DMA request.
0 Read: Receive DMA request for address frames is disabled; Instead, RX interrupt requests are
enabled for address frames. Receive DMA requests are still enabled for data frames.
Write: No effect.
1 Read: The receive DMA request for address and data frames is enabled.
Write: The receive DMA request for address and data frames is disabled.