Texas Instruments TMS570LC4357 - Page 1858

EMAC Control Module Registers www.ti.com
1858
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
EMAC/MDIO Module
32.3.5 EMAC Control Module Receive Interrupt Enable Registers (C0RXEN)
The EMAC control module receive interrupt enable register (C0RXEN) is shown in Figure 32-19 and
described in Table 32-15
Figure 32-19. EMAC Control Module Receive Interrupt Enable Register (C0RXEN) (offset = 14h)
31 16
Reserved
R-0
15 8
Reserved
R-0
7 6 5 4 3 2 1 0
RXCH7EN RXCH6EN RXCH5EN RXCH4EN RXCH3EN RXCH2EN RXCH1EN RXCH0EN
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 32-15. EMAC Control Module Receive Interrupt Enable Register (C0RXEN)
Bit Field Value Description
31-8 Reserved 0 Reserved
7 RXCH7EN Enable C0RXPULSE interrupt generation for RX Channel 7.
0 C0RXPULSE generation is disabled for RX Channel 7.
1 C0RXPULSE generation is enabled for RX Channel 7.
6 RXCH6EN Enable C0RXPULSE interrupt generation for RX Channel 6.
0 C0RXPULSE generation is disabled for RX Channel 6.
1 C0RXPULSE generation is enabled for RX Channel 6.
5 RXCH5EN Enable C0RXPULSE interrupt generation for RX Channel 5.
0 C0RXPULSE generation is disabled for RX Channel 5.
1 C0RXPULSE generation is enabled for RX Channel 5.
4 RXCH4EN Enable C0RXPULSE interrupt generation for RX Channel 4.
0 C0RXPULSE generation is disabled for RX Channel 4.
1 C0RXPULSE generation is enabled for RX Channel 4.
3 RXCH3EN Enable C0RXPULSE interrupt generation for RX Channel 3.
0 C0RXPULSE generation is disabled for RX Channel 3.
1 C0RXPULSE generation is enabled for RX Channel 3.
2 RXCH2EN Enable C0RXPULSE interrupt generation for RX Channel 2.
0 C0RXPULSE generation is disabled for RX Channel 2.
1 C0RXPULSE generation is enabled for RX Channel 2.
1 RXCH1EN Enable C0RXPULSE interrupt generation for RX Channel 1.
0 C0RXPULSE generation is disabled for RX Channel 1.
1 C0RXPULSE generation is enabled for RX Channel 1.
0 RXCH0EN Enable C0RXPULSE interrupt generation for RX Channel 0.
0 C0RXPULSE generation is disabled for RX Channel 0.
1 C0RXPULSE generation is enabled for RX Channel 0.