www.ti.com
System and Peripheral Control Registers
229
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Architecture
2.5.3.12 Peripheral Protection Clear Register 3 (PPROTCLR3)
There is one bit for each quadrant for PS24 to PS31. The protection scheme is described in
Section 2.5.3.5. This register is shown in Figure 2-83 and described in Table 2-97.
NOTE: Only those bits that have a slave at the corresponding bit position are implemented. Writes
to unimplemented bits have no effect and reads are 0.
Figure 2-83. Peripheral Protection Clear Register 3 (PPROTCLR3) (offset = 4Ch)
31 0
PS[31-24]QUAD[3-0]PROTCLR
R/WP-0
LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 2-97. Peripheral Protection Clear Register 3 (PPROTCLR3) Field Descriptions
Bit Field Value Description
31-0 PS[31-24]QUAD[3-0]
PROTCLR
Peripheral select quadrant protection clear.
0 Read: The peripheral select quadrant can be written to and read from in both user and
privileged modes.
Write: The bit is unchanged.
1 Read: The peripheral select quadrant can be written to only in privileged mode, but it can be
read in both user and privileged modes.
Write: The corresponding bit in PPROTSET3 and PPROTCLR3 registers is cleared to 0.
To Next Page
Loading...
Need help?
General
