HR 0
HR 1
X
X
Output
Buffer
Outp u t
Buffer
LBPDIR [0] value
determ ines whic h HR
block is input and which
is output
LBSEL[0 ] value
determ ines whethe r or
not loopb ack is enabled
for these two block s
Pin 0
Pin 1
Loopback va lues W IL L be seen
on the pin s in Analog Loopback
Mode
N2HET Functional Description
www.ti.com
978
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
High-End Timer (N2HET) Module
Analog Loopback
Analog loopback mode is enabled by setting LBPTYPE[x] to 1 in the HETLBPSEL register for the
corresponding structure pairs. In analog loopback mode, the structure pairs are connected outside of the
output buffers. Therefore, the loopback values WILL be seen on the corresponding pins. Figure 23-17
shows an example of analog loopback between structures HR0 and HR1. LBSEL[0] has been set to 1 to
enable loopback between the two structures. LBTYPE[0] has been set to 1 to select analog mode for the
loopback pair. The LPBDIR[0] value will determine the direction of the loopback by selecting which of the
HR blocks is output, and which is input. The bold lines show the analog loopback path.
Figure 23-17. HR0 to HR1 Analog Loop Back Logic: LBTYPE[0] = 1
Note:
• The loop back direction can be selected independent of the HETDIR register setting.
• The pin that is not driven by the N2HET output pin actions can still be used as normal GIO pin.
To Next Page
Loading...
Need help?
General
