www.ti.com
SCI/LIN Control Registers
1703
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Serial Communication Interface (SCI)/ Local Interconnect Network (LIN)
Module
29.7.18 SCI Pin I/O Control Register 4 (SCIPIO4)
Figure 29-47 and Table 29-35 illustrate this register.
Figure 29-47. SCI Pin I/O Control Register 4 (SCIPIO4) (offset = 4Ch)
31 8
Reserved
R-0
7 3 2 1 0
Reserved TX SET RX SET Reserved
R-0 R/W-0 R/W-0 R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 29-35. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions
Bit Field Value Description
31-3 Reserved 0 Reads return 0. Writes have no effect.
2 TX SET Transmit pin set. This bit is effective in LIN or SCI mode. This bit sets the logic to be output on pin
LINTX if the following conditions are met:
• TX FUNC = 0 (LINTX pin is a general-purpose I/O.)
• TX DIR = 1 (LINTX pin is a general-purpose output.)
See Table 29-31 for an explanation of this bit’s effect in combination with other bits.
0 Read: The output on LINTX is at logic low (0).
Write: No effect.
1 Read and write: The output on LINTX is at logic high (1).
1 RX SET Receive pin set. This bit is effective in LIN or SCI mode. This bit sets the data to be output on pin
LINRX if the following conditions are met:
• RX FUNC = 0 (LINRX pin is a general-purpose I/O.)
• RX DIR = 1 (LINRX pin is a general-purpose output.)
See Table 29-32 for an explanation of this bit’s effect in combination with the other bits.
0 Read: The output on LINRX is at logic low (0).
Write: No effect.
1 Read and write: The output on LINRX is at logic high (1).
0 Reserved 0 Reads return 0. Writes have no effect.
To Next Page
Loading...
Need help?
General
