Registers
www.ti.com
1256
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
64-Bit Timer Plus
28.2.10 Timer Reload Register 12 (REL12)
The timer reload register 12 (REL12) is shown in Figure 28-24 and described in Table 28-20.
Figure 28-24. Timer Reload Register 12 (REL12)
31 0
REL12
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 28-20. Timer Reload Register 12 (REL12) Field Descriptions
Bit Field Value Description
31- 0 REL12 0-FFFF FFFFh Period reload bits.
28.2.11 Timer Reload Register 34 (REL34)
The timer reload register 34 (REL34) is shown in Figure 28-25 and described in Table 28-21.
Figure 28-25. Timer Reload Register 34 (REL34)
31 0
REL34
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 28-21. Timer Reload Register 34 (REL34) Field Descriptions
Bit Field Value Description
31- 0 REL34 0-FFFF FFFFh Period reload bits.