EasyManua.ls Logo

Texas Instruments TMS320C6745 DSP - MAC Address Low Bytes Register (MACADDRLO); MAC Address Low Bytes Register (MACADDRLO) Field Descriptions

Texas Instruments TMS320C6745 DSP
1472 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
Registers
681
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
EMAC/MDIO Module
17.3.3.43 MAC Address Low Bytes Register (MACADDRLO)
The MAC address low bytes register used in address matching (MACADDRLO), is shown in Figure 17-81
and described in Table 17-80.
Figure 17-81. MAC Address Low Bytes Register (MACADDRLO)
31 21 20 19 18 16
Reserved VALID MATCHFILT CHANNEL
R-0 R/W-x R/W-x R/W-x
15 8 7 0
MACADDR0 MACADDR1
R/W-x R/W-x
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = value is indeterminate after reset
Table 17-80. MAC Address Low Bytes Register (MACADDRLO) Field Descriptions
Bit Field Value Description
31-21 Reserved 0 Reserved
20 VALID Address valid bit. This bit should be cleared to zero for unused address channels
0 Address is not valid and will not be used for matching or filtering incoming packets
1 Address is valid and will be used for matching or filtering incoming packets
19 MATCHFILT Match or filter bit
0 The address will be used (if the VALID bit is set) to filter incoming packet addresses
1 The address will be used (if the VALID bit is set) to match incoming packet addresses
18-16 CHANNEL 0-7h Channel select. Determines which receive channel a valid address match will be transferred to. The
channel is a don't care if MATCHFILT is cleared to 0.
15-8 MACADDR0 0-FFh MAC address lower 8-0 bits (byte 0)
7-0 MACADDR1 0-FFh MAC address bits 15-8 (byte 1)

Table of Contents