EasyManua.ls Logo

Texas Instruments TMS320C6745 DSP - LCD Revision Identification Register (REVID); LCD Controller (LCDC) Registers; LCD Revision Identification Register (REVID) Field Descriptions

Texas Instruments TMS320C6745 DSP
1472 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
Registers
949
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Liquid Crystal Display Controller (LCDC)
23.3 Registers
Table 23-9 lists the memory-mapped registers for the LCD module.
Table 23-9. LCD Controller (LCDC) Registers
Address Offset Acronym Register Description Section
0h REVID LCD Revision Identification Register Section 23.3.1
4h LCD_CTRL LCD Control Register Section 23.3.2
8h LCD_STAT LCD Status Register Section 23.3.3
Ch LIDD_CTRL LCD LIDD Control Register Section 23.3.4
10h LIDD_CS0_CONF LCD LIDD CS0 Configuration Register Section 23.3.5
14h LIDD_CS0_ADDR LCD LIDD CS0 Address Read/Write Register Section 23.3.6
18h LIDD_CS0_DATA LCD LIDD CS0 Data Read/Write Register Section 23.3.7
1Ch LIDD_CS1_CONF LCD LIDD CS1 Configuration Register Section 23.3.5
20h LIDD_CS1_ADDR LCD LIDD CS1 Address Read/Write Register Section 23.3.6
24h LIDD_CS1_DATA LCD LIDD CS1 Data Read/Write Register Section 23.3.7
28h RASTER_CTRL LCD Raster Control Register Section 23.3.8
2Ch RASTER_TIMING_0 LCD Raster Timing 0 Register Section 23.3.9
30h RASTER_TIMING_1 LCD Raster Timing 1 Register Section 23.3.10
34h RASTER_TIMING_2 LCD Raster Timing 2 Register Section 23.3.11
38h RASTER_SUBPANEL LCD Raster Subpanel Display Register Section 23.3.12
40h LCDDMA_CTRL LCD DMA Control Register Section 23.3.13
44h LCDDMA_FB0_BASE LCD DMA Frame Buffer 0 Base Address Register Section 23.3.14
48h LCDDMA_FB0_CEILING LCD DMA Frame Buffer 0 Ceiling Address Register Section 23.3.15
4Ch LCDDMA_FB1_BASE LCD DMA Frame Buffer 1 Base Address Register Section 23.3.14
50h LCDDMA_FB1_CEILING LCD DMA Frame Buffer 1 Ceiling Address Register Section 23.3.15
23.3.1 LCD Revision Identification Register (REVID)
The LCD revision identification register (REVID) is shown in Figure 23-15 and described in Table 23-10.
Figure 23-15. LCD Revision Identification Register (REVID)
31 0
REV
R-4C10 0100h
LEGEND: R = Read only; -n = value after reset
Table 23-10. LCD Revision Identification Register (REVID) Field Descriptions
Bit Field Value Description
31-0 REV 4C10 0100h Peripheral Identification Number

Table of Contents