Texas Instruments TMS320C6745 DSP - Fault Status Register (FLTSTAT); Fault Status Register (FLTSTAT) Field Descriptions

www.ti.com MPU Registers
101
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Memory Protection Unit (MPU)
5.3.14 Fault Status Register (FLTSTAT)
The fault status register (FLTSTAT) holds the status and attributes of the first protection fault transfer. The
FLTSTAT is shown in Figure 5-18 and described in Table 5-21.
Figure 5-18. Fault Status Register (FLTSTAT)
31 24 23 16
Reserved MSTID
R-0 R-0
15 13 12 9 8 6 5 0
Reserved PRIVID Reserved TYPE
R-0 R-0 R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 5-21. Fault Status Register (FLTSTAT) Field Descriptions
Bit Field Value Description
31-24 Reserved 0 Reserved
23-16 MSTID 0-FFh Master ID of fault transfer.
15-13 Reserved 0 Reserved
12-9 PRIVID 0-Fh Privilege ID of fault transfer.
8-6 Reserved 0 Reserved
5-0 TYPE 0-3Fh Fault type. The TYPE bit field is cleared when a 1 is written to the CLEAR bit in the fault clear
register (FLTCLR).
0 No fault.
1h User execute fault.
2h User write fault.
3h Reserved
4h User read fault.
5h-7h Reserved
8h Supervisor execute fault.
9h-Fh Reserved
10h Supervisor write fault.
11h Reserved
12h Relaxed cache write back fault.
13h-1Fh Reserved
20h Supervisor read fault.
21h-3Eh Reserved
3Fh Relaxed cache line fill fault.