Texas Instruments TMS320C6745 DSP - Eqep Interrupt Enable Register (QEINT); Eqep Interrupt Enable Register (QEINT) Field Descriptions

eQEP Registers www.ti.com
428
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Enhanced Quadrature Encoder Pulse (eQEP) Module
15.3.16 eQEP Interrupt Enable Register (QEINT)
Figure 15-36. eQEP Interrupt Enable Register (QEINT)
15 12 11 10 9 8
Reserved UTO IEL SEL PCM
R-0 R/W-0 R/W-0 R/W-0 R/W-0
7 6 5 4 3 2 1 0
PCR PCO PCU WTO QDC PHE PCE Reserved
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 15-18. eQEP Interrupt Enable Register (QEINT) Field Descriptions
Bits Name Value Description
15-12 Reserved 0 Always write as 0
11 UTO Unit time out interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
10 IEL Index event latch interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
9 SEL Strobe event latch interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
8 PCM Position-compare match interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
7 PCR Position-compare ready interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
6 PCO Position counter overflow interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
5 PCU Position counter underflow interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
4 WTO Watchdog time out interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
3 QDC Quadrature direction change interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
2 PHE Quadrature phase error interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
1 PCE Position counter error interrupt enable
0 Interrupt is disabled
1 Interrupt is enabled
0 Reserved 0 Reserved