www.ti.com
Registers
619
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
EMAC/MDIO Module
17.3.1.2 EMAC Control Module Software Reset Register (SOFTRESET)
The EMAC Control Module Software Reset Register (SOFTRESET) is shown in Figure 17-13 and
described in Table 17-10.
Figure 17-13. EMAC Control Module Software Reset Register (SOFTRESET)
31 16
Reserved
R-0
15 1 0
Reserved RESET
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 17-10. EMAC Control Module Software Reset Register (SOFTRESET)
Bit Field Value Description
31-1 Reserved 0 Reserved
0 RESET Software reset bit for the EMAC Control Module. Clears the interrupt status, control registers, and CPPI
Ram on the clock cycle following a write of 1.
0 No software reset.
1 Perform a software reset.