Registers
www.ti.com
776
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
External Memory Interface A (EMIFA)
18.4.15 NAND Flash 4-Bit ECC LOAD Register (NAND4BITECCLOAD)
The NAND Flash 4-bit ECC load register (NAND4BITECCLOAD) is shown in Figure 18-45 and described
in Table 18-63.
Figure 18-45. NAND Flash 4-Bit ECC LOAD Register (NAND4BITECCLOAD)
31 16
Reserved
R-0
15 10 9 0
Reserved 4BITECCLOAD
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 18-63. NAND Flash 4-Bit ECC LOAD Register (NAND4BITECCLOAD) Field Descriptions
Bit Field Value Description
31-10 Reserved 0 Reserved
9-0 4BITECCLOAD 0-3FFh 4-bit ECC load. This value is used to load the ECC values when performing the Syndrome
calculation during reads.