Texas Instruments TMS320C6745 DSP - Divisor LSB Latch (DLL); Divisor MSB Latch (DLH); Divisor LSB Latch (DLL) Field Descriptions; Divisor MSB Latch (DLH) Field Descriptions

www.ti.com Registers
1289
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Universal Asynchronous Receiver/Transmitter (UART)
Figure 29-19. Divisor LSB Latch (DLL)
31 16
Reserved
R-0
15 8 7 0
Reserved DLL
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 29-20. Divisor LSB Latch (DLL) Field Descriptions
Bit Field Value Description
31-8 Reserved 0 Reserved
7-0 DLL 0-FFh The 8 least-significant bits (LSBs) of the 16-bit divisor for generation of the baud clock in the baud rate
generator.
Figure 29-20. Divisor MSB Latch (DLH)
31 16
Reserved
R-0
15 8 7 0
Reserved DLH
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 29-21. Divisor MSB Latch (DLH) Field Descriptions
Bit Field Value Description
31-8 Reserved 0 Reserved
7-0 DLH 0-FFh The 8 most-significant bits (MSBs) of the 16-bit divisor for generation of the baud clock in the baud rate
generator.