Registers
www.ti.com
838
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
General-Purpose Input/Output (GPIO)
Figure 20-8. GPIO Bank 8 Direction Register (DIR8)
31 16
Reserved
R/W-1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
GP8P15 GP8P14 GP8P13 GP8P12 GP8P11 GP8P10 GP8P9 GP8P8 GP8P7 GP8P6 GP8P5 GP8P4 GP8P3 GP8P2 GP8P1 GP8P0
R/W-1
LEGEND: R/W = Read/Write; -n = value after reset
Table 20-5. GPIO Direction Register (DIRn) Field Descriptions
Bit Field Value Description
31-0 GPkPj Direction of pin GPk[j]. The GPkPj bit is used to control the direction (output = 0, input = 1) of pin j in
GPIO bankk.
0 GPk[j] is an output.
1 GPk[j] is an input.
To Next Page