EasyManua.ls Logo

Texas Instruments TMS320C6745 DSP - Revision ID Register (REVID); Revision ID Register (REVID) Field Descriptions

Texas Instruments TMS320C6745 DSP
1472 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
Registers
835
SPRUH91DMarch 2013Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
General-Purpose Input/Output (GPIO)
Table 20-2. GPIO Registers (continued)
Offset Acronym Register Description Section
GPIO Banks 6 and 7
88h DIR67 GPIO Banks 6 and 7 Direction Register Section 20.3.3
8Ch OUT_DATA67 GPIO Banks 6 and 7 Output Data Register Section 20.3.4
90h SET_DATA67 GPIO Banks 6 and 7 Set Data Register Section 20.3.5
94h CLR_DATA67 GPIO Banks 6 and 7 Clear Data Register Section 20.3.6
98h IN_DATA67 GPIO Banks 6 and 7 Input Data Register Section 20.3.7
9Ch SET_RIS_TRIG67 GPIO Banks 6 and 7 Set Rising Edge Interrupt Register Section 20.3.8
A0h CLR_RIS_TRIG67 GPIO Banks 6 and 7 Clear Rising Edge Interrupt Register Section 20.3.9
A4h SET_FAL_TRIG67 GPIO Banks 6 and 7 Set Falling Edge Interrupt Register Section 20.3.10
A8h CLR_FAL_TRIG67 GPIO Banks 6 and 7 Clear Falling Edge Interrupt Register Section 20.3.11
ACh INTSTAT67 GPIO Banks 6 and 7 Interrupt Status Register Section 20.3.12
GPIO Bank 8
B0h DIR8 GPIO Bank 8 Direction Register Section 20.3.3
B4h OUT_DATA8 GPIO Bank 8 Output Data Register Section 20.3.4
B8h SET_DATA8 GPIO Bank 8 Set Data Register Section 20.3.5
BCh CLR_DATA8 GPIO Bank 8 Clear Data Register Section 20.3.6
C0h IN_DATA8 GPIO Bank 8 Input Data Register Section 20.3.7
C4h SET_RIS_TRIG8 GPIO Bank 8 Set Rising Edge Interrupt Register Section 20.3.8
C8h CLR_RIS_TRIG8 GPIO Bank 8 Clear Rising Edge Interrupt Register Section 20.3.9
CCh SET_FAL_TRIG8 GPIO Bank 8 Set Falling Edge Interrupt Register Section 20.3.10
D0h CLR_FAL_TRIG8 GPIO Bank 8 Clear Falling Edge Interrupt Register Section 20.3.11
D4h INTSTAT8 GPIO Bank 8 Interrupt Status Register Section 20.3.12
20.3.1 Revision ID Register (REVID)
The revision ID register (REVID) contains the peripheral version information. REVID is shown in
Figure 20-2 and described in Table 20-3.
Figure 20-2. Revision ID Register (REVID)
31 0
REV
R-4483 0105h
LEGEND: R = Read only; -n = value after reset
Table 20-3. Revision ID Register (REVID) Field Descriptions
Bit Field Value Description
31-0 REV 4483 0105h Peripheral Revision

Table of Contents

Related product manuals