www.ti.com
Registers
561
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Enhanced Direct Memory Access (EDMA3) Controller
16.4.3.6.9 Source Active Destination Address B-Reference Register (SADSTBREF)
The source active destination address B-reference register (SADSTBREF) is shown in Figure 16-99 and
described in Table 16-79.
Figure 16-99. Source Active Destination Address B-Reference Register (SADSTBREF)
31 0
DADDRBREF
R-0
LEGEND: R = Read only; -n = value after reset
Table 16-79. Source Active Destination Address B-Reference Register (SADSTBREF)
Field Descriptions
Bit Field Value Description
31-0 DADDRBREF 0 Always reads as 0
16.4.3.6.10 Destination FIFO Set Count Reload Register (DFCNTRLD)
The destination FIFO set count reload register (DFCNTRLD) is shown in Figure 16-100 and described in
Table 16-80.
Figure 16-100. Destination FIFO Set Count Reload Register (DFCNTRLD)
31 16
Reserved
R-0
15 0
ACNTRLD
R-0
LEGEND: R = Read only; -n = value after reset
Table 16-80. Destination FIFO Set Count Reload Register (DFCNTRLD) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 Reserved
15-0 ACNTRLD 0-FFFFh A-count reload value. Represents the originally programmed value of ACNT. The reload value is
used to reinitialize ACNT after each array is serviced.