www.ti.com
Registers
617
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
EMAC/MDIO Module
17.3 Registers
This section discusses the registers of the EMAC/MDIO module.
17.3.1 EMAC Control Module Registers
Table 17-8 lists the memory-mapped registers for the EMAC control module. See your device-specific
data manual for the memory address of these registers.
Table 17-8. EMAC Control Module Registers
Offset Acronym Register Description Section
0h REVID EMAC Control Module Revision ID Register Section 17.3.1.1
4h SOFTRESET EMAC Control Module Software Reset Register Section 17.3.1.2
Ch INTCONTROL EMAC Control Module Interrupt Control Register Section 17.3.1.3
10h C0RXTHRESHEN EMAC Control Module Interrupt Core 0 Receive Threshold
Interrupt Enable Register
Section 17.3.1.4
14h C0RXEN EMAC Control Module Interrupt Core 0 Receive Interrupt
Enable Register
Section 17.3.1.5
18h C0TXEN EMAC Control Module Interrupt Core 0 Transmit Interrupt
Enable Register
Section 17.3.1.6
1Ch C0MISCEN EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt
Enable Register
Section 17.3.1.7
20h C1RXTHRESHEN EMAC Control Module Interrupt Core 1 Receive Threshold
Interrupt Enable Register
Section 17.3.1.4
24h C1RXEN EMAC Control Module Interrupt Core 1 Receive Interrupt
Enable Register
Section 17.3.1.5
28h C1TXEN EMAC Control Module Interrupt Core 1 Transmit Interrupt
Enable Register
Section 17.3.1.6
2Ch C1MISCEN EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt
Enable Register
Section 17.3.1.7
30h C2RXTHRESHEN EMAC Control Module Interrupt Core 2 Receive Threshold
Interrupt Enable Register
Section 17.3.1.4
34h C2RXEN EMAC Control Module Interrupt Core 2 Receive Interrupt
Enable Register
Section 17.3.1.5
38h C2TXEN EMAC Control Module Interrupt Core 2 Transmit Interrupt
Enable Register
Section 17.3.1.6
3Ch C2MISCEN EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt
Enable Register
Section 17.3.1.7
40h C0RXTHRESHSTAT EMAC Control Module Interrupt Core 0 Receive Threshold
Interrupt Status Register
Section 17.3.1.8
44h C0RXSTAT EMAC Control Module Interrupt Core 0 Receive Interrupt
Status Register
Section 17.3.1.9
48h C0TXSTAT EMAC Control Module Interrupt Core 0 Transmit Interrupt
Status Register
Section 17.3.1.10
4Ch C0MISCSTAT EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt
Status Register
Section 17.3.1.11
50h C1RXTHRESHSTAT EMAC Control Module Interrupt Core 1 Receive Threshold
Interrupt Status Register
Section 17.3.1.8
54h C1RXSTAT EMAC Control Module Interrupt Core 1 Receive Interrupt
Status Register
Section 17.3.1.9
58h C1TXSTAT EMAC Control Module Interrupt Core 1 Transmit Interrupt
Status Register
Section 17.3.1.10
5Ch C1MISCSTAT EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt
Status Register
Section 17.3.1.11
60h C2RXTHRESHSTAT EMAC Control Module Interrupt Core 2 Receive Threshold
Interrupt Status Register
Section 17.3.1.8
64h C2RXSTAT EMAC Control Module Interrupt Core 2 Receive Interrupt
Status Register
Section 17.3.1.9
To Next Page