Texas Instruments TMS320C6745 DSP - Receive Interrupt Status (Masked) Register (RXINTSTATMASKED); Receive Interrupt Status (Masked) Register (RXINTSTATMASKED) Field Descriptions

Registers www.ti.com
658
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
EMAC/MDIO Module
17.3.3.14 Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)
The receive interrupt status (masked) register (RXINTSTATMASKED) is shown in Figure 17-52 and
described in Table 17-51.
Figure 17-52. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)
31 16
Reserved
R-0
15 14 13 12 11 10 9 8
RX7THRESHPEND RX6THRESHPEND RX5THRESHPEND RX4THRESHPEND RX3THRESHPEND RX2THRESHPEND RX1THRESHPEND RX0THRESHPEND
R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0
7 6 5 4 3 2 1 0
RX7PEND RX6PEND RX5PEND RX4PEND RX3PEND RX2PEND RX1PEND RX0PEND
R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 17-51. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 Reserved
15 RX7THRESHPEND 0-1 RX7THRESHPEND masked interrupt read
14 RX6THRESHPEND 0-1 RX6THRESHPEND masked interrupt read
13 RX5THRESHPEND 0-1 RX5THRESHPEND masked interrupt read
12 RX4THRESHPEND 0-1 RX4THRESHPEND masked interrupt read
11 RX3THRESHPEND 0-1 RX3THRESHPEND masked interrupt read
10 RX2THRESHPEND 0-1 RX2THRESHPEND masked interrupt read
9 RX1THRESHPEND 0-1 RX1THRESHPEND masked interrupt read
8 RX0THRESHPEND 0-1 RX0THRESHPEND masked interrupt read
7 RX7PEND 0-1 RX7PEND masked interrupt read
6 RX6PEND 0-1 RX6PEND masked interrupt read
5 RX5PEND 0-1 RX5PEND masked interrupt read
4 RX4PEND 0-1 RX4PEND masked interrupt read
3 RX3PEND 0-1 RX3PEND masked interrupt read
2 RX2PEND 0-1 RX2PEND masked interrupt read
1 RX1PEND 0-1 RX1PEND masked interrupt read
0 RX0PEND 0-1 RX0PEND masked interrupt read