Architecture
www.ti.com
938
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Liquid Crystal Display Controller (LCDC)
NOTE: If an LCD panel is not used, this interface can be used to control any MCU-like peripheral.
See your device-specific data manual to check the LIDD features supported by the LCD controller.
Table 23-3 describes how the signals are used to interface external LCD modules, which are configured
by the LIDD_CTRL register.
Table 23-3. LIDD I/O Name Map
Display Type
Interface
Type
Data
Bits
LIDD_CTRL
[2:0] I/O Name
Display I/O
Name Comment
Character
Display
HD44780
Type
4 100 LCD_D[7:4] DATA[7:4] Data Bus
(length defined by Instruction)
LCD_HSYNC R/W Read/Write
LCD_VSYNC RS Register Select
(RS = 0, command; RS = 1, data)
LCD_AC_ENB_CS E (or E0) Enable Strobe (first display)
LCD_MCLK E1 Enable Strobe
(second display optional)
Character
Display
HD44780
Type
8 100 LCD_D[7:0] DATA[7:0] Data Bus
(length defined by Instruction)
LCD_HSYNC R/W Read/Write
LCD_VSYNC RS Register Select
(RS = 0, command; RS = 1, data)
LCD_AC_ENB_CS E (or E0) Enable Strobe (first display)
LCD_MCLK E1 Enable Strobe
(second display optional)
Micro Interface
Graphic Display
6800
Family
Up to
16
001 LCD_D[15:0] DATA[15:0] Data Bus
(16 bits always available)
LCD_PCLK E Enable Clock
LCD_HSYNC R/W Read/Write
LCD_VSYNC RS Register Select
(RS = 0, command; RS = 1, data)
LCD_AC_ENB_CS CS (or CS0) Chip Select (first display)
LCD_MCLK CS1 Chip Select
(second display optional)
000 LCD_MCLK None Synchronous Clock (optional)
Micro Interface
Graphic Display
8080
Family
Up to
16
011 LCD_D[15:0] DATA[15:0] Data Bus
(16 bits always available)
LCD_PCLK RD Read Strobe
LCD_HSYNC WR Write Strobe
LCD_VSYNC RS Register Select
(RS = 0, command; RS = 1, data)
LCD_AC_ENB_CS CS (or CS0) Chip Select (first display)
LCD_MCLK CS1 Chip Select
(second display optional)
010 LCD_MCLK None Synchronous Clock (optional)
The timing parameters are defined by the LIDD_CS0_CONF and LIDD_CS1_CONF registers, which are
described in Section 23.3.5.