www.ti.com
Revision History
2205
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Revision History
• Table 28-28: Corrected Value column for all bits to 0-FFh...................................................................... 1562
• Table 28-28: Updated Description of C2TDELAY bit. Deleted first NOTE .................................................... 1562
• Table 28-28: Updated Description of T2CDELAY bit. Deleted first NOTE .................................................... 1562
• Figure 28-55: Updated reset value of CSDEF bit to FFh........................................................................ 1565
• Section 28.3.24: Added subsection. Subsequent subsections, figures, and tables renumbered .......................... 1571
• Table 28-36: Updated bit Descriptions to clarify register bit number corresponding to TG number....................... 1576
• Table 28-37: Updated bit Descriptions to clarify register bit number corresponding to TG number....................... 1577
• Table 28-37: Changed Description of CLRINTENRDY and CLRINTENSUS bits for Value = 1 (Write). The interrupt does
not get generated ..................................................................................................................... 1577
• Table 28-38: Updated bit Descriptions to clarify register bit number corresponding to TG number....................... 1578
• Table 28-39: Updated bit Descriptions to clarify register bit number corresponding to TG number....................... 1579
• Table 28-39: Changed Description of CLRINTLVLRDY and CLRINTLVLSUS bits for Value = 1 (Write). Clear the TGx
interrupt INT0.......................................................................................................................... 1579
• Table 28-40: Updated bit Descriptions to clarify register bit number corresponding to TG number....................... 1580
• Table 28-41: Changed Description of TICKENA bit for Value = 1. Deleted second sentence ............................. 1581
• Figure 28-69: Changed LPEND bits to 15-8 ...................................................................................... 1582
• Table 28-42: Changed Reserved bits to 23-16 and LPEND bits to 15-8...................................................... 1582
• Table 28-42: Changed Value column of LPEND bit to 0-FFh .................................................................. 1582
• Table 28-42: Updated Description of LPEND bit ................................................................................. 1582
• Figure 28-70: Changed PSTART bits to 15-8 and PCURRENT bits to 7-0................................................... 1583
• Figure 28-70: Changed bit 15 to PSTART ........................................................................................ 1583
• Figure 28-70: Changed bit 7 to PCURRENT...................................................................................... 1583
• Table 28-43: Changed PSTART bits to 15-8 and PCURRENT bits to 7-0.................................................... 1583
• Table 28-43: Changed Value column of PSTART bits and PCURRENT bits to 0-FFh ..................................... 1583
• Table 28-43: Updated Description of PSTART bits and PCURRENT bits. Added Note .................................... 1583
• Table 28-44: Changed Description of ONESHOT bit. Added Note ............................................................ 1586
• Table 28-44: Changed Description of ICOUNTx bit. Added last sentence to second paragraph .......................... 1586
• Table 28-56: Corrected Description of EPRESCALE_FMT3 and EPRESCALE_FMT2 bits................................ 1600
• Section 28.4.3: Added NOTE ....................................................................................................... 1607
• Table 28-62: Updated Description of CSHOLD and TXDATA bits............................................................. 1607
• Table 28-62: Updated Description of CSNR bit................................................................................... 1607
• Table 28-63: Added table. Subsequent tables renumbered .................................................................... 1609
• Table 28-64: Corrected bits descriptions (SPIBUF to RXRAM) ................................................................ 1610
• Section 28.5: Changed second paragraph ........................................................................................ 1612
• Chapter 29: Serial Communication Interface (SCI)/Local Interconnect Network (LIN) Module ..................... 1621
• Section 29.2.3.1: Changed third paragraph ....................................................................................... 1638
• Section 29.2.3.2: Changed second sentence in second paragraph ........................................................... 1638
• Section 29.2.4: Updated both paragraphs......................................................................................... 1639
• Section 29.2.4: Updated procedure in second paragraph....................................................................... 1639
• Section 29.2.4.1.1: Updated first and last paragraphs........................................................................... 1639
• Section 29.2.4.1.2: Updated paragraph............................................................................................ 1640
• Section 29.2.4.2.1: Updated first and last paragraphs........................................................................... 1640
• Section 29.2.4.2.1: Changed number 2 in second paragraph to Transmit Interrupt......................................... 1640
• Section 29.2.4.2.2: Updated paragraph............................................................................................ 1640
• Section 29.3.4: Updated paragraph ................................................................................................ 1660
• Section 29.3.4: Updated procedure ................................................................................................ 1660
• Section 29.3.4.1.1: Updated first and last paragraphs........................................................................... 1660
• Section 29.3.4.1.2: Updated paragraph............................................................................................ 1661
• Section 29.3.4.2.1: Updated first and last paragraphs........................................................................... 1661
• Section 29.3.4.2.1: Changed number 2 in second paragraph to Transmit Interrupt......................................... 1661
• Section 29.3.4.2.2: Updated paragraph............................................................................................ 1662
• Section 29.6.2: Changed first bullet ................................................................................................ 1665
• Table 29-9: Changed Pull Control = Enabled when device is under reset.................................................... 1666
• Table 29-16: Updated Description of SET RX DMA bit.......................................................................... 1675
To Next Page
Loading...
