TMS320C674x Megamodule
www.ti.com
72
SPRUH91D–March 2013–Revised September 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
DSP Subsystem
Table 2-1. DSP Interrupt Map (continued)
Event Interrupt Name Source
52 GPIO_B3INT GPIO Bank 3 Interrupt
53 EQEP1 EQEP1
54 GPIO_B4INT GPIO Bank 4 Interrupt
55 EMIFA_INT EMIFA
56 EDMA3_CC0_ERRINT EDMA3 Channel Controller 0
57 EDMA3_TC0_ERRINT EDMA3 Transfer Controller 0
58 EDMA3_TC1_ERRINT EDMA3 Transfer Controller 1
59 GPIO_B5INT GPIO Bank 5 Interrupt
60 EMIFB_INT EMIFB Memory Error Interrupt
61 MCASP_INT McASP0,1,2 Combined RX/TX Interrupts
62 GPIO_B6INT GPIO Bank 6 Interrupt
63 RTC_IRQS
(2)
RTC Combined
64 T64P0_TINT34 Timer64P0 Interrupt 34
65 GPIO_B0INT GPIO Bank 0 Interrupt
66 — Reserved
67 SYSCFG_CHIPINT3 SYSCFG CHIPSIG Register
68 EQEP0 EQEP0
69 UART2_INT UART2
70 PSC0_ALLINT PSC0
71 PSC1_ALLINT PSC1
72 GPIO_B7INT GPIO Bank 7 Interrupt
73 LCDC_INT
(2)
LCD Controller
74 MPU_BOOTCFG_ERR MPU Shared Interrupt
75-77 — Reserved
78 T64P0_CMPINT0 Timer64P0 - Compare 0
79 T64P0_CMPINT1 Timer64P0 - Compare 1
80 T64P0_CMPINT2 Timer64P0 - Compare 2
81 T64P0_CMPINT3 Timer64P0 - Compare 3
82 T64P0_CMPINT4 Timer64P0 - Compare 4
83 T64P0_CMPINT5 Timer64P0 - Compare 5
84 T64P0_CMPINT6 Timer64P0 - Compare 6
85 T64P0_CMPINT7 Timer64P0 - Compare 7
86 T64P1_CMPINT0 Timer64P1 - Compare 0
87 T64P1_CMPINT1 Timer64P1 - Compare 1
88 T64P1_CMPINT2 Timer64P1 - Compare 2
89 T64P1_CMPINT3 Timer64P1 - Compare 3
90 T64P1_CMPINT4 Timer64P1 - Compare 4
91 T64P1_CMPINT5 Timer64P1 - Compare 5
92 T64P1_CMPINT6 Timer64P1 - Compare 6
93 T64P1_CMPINT7 Timer64P1 - Compare 7
94-95 — Reserved
96 INTERR C674x-Interrupt Control
97 EMC_IDMAERR C674x-EMC
98-112 — Reserved
113 PMC_ED C674x-PMC
114-115 — Reserved
116 UMC_ED1 C674x-UMC