Texas Instruments TMS570LC4357 - Page 41

www.ti.com
41
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
List of Figures
16-38. ESM Interrupt Level Set/Status Register 7 (ESMILSR7) [offset = 90h] ........................................... 581
16-39. ESM Interrupt Level Clear/Status Register 7 (ESMILCR7) [offset = 94h]......................................... 581
16-40. ESM Status Register 7 (ESMSR7) [offset = 98h] .................................................................... 582
17-1. RTI Block Diagram........................................................................................................ 585
17-2. Counter Block Diagram .................................................................................................. 586
17-3. Compare Unit Block Diagram (shows only 1 of 4 blocks for simplification)....................................... 588
17-4. Timebase Control......................................................................................................... 589
17-5. Clock Detection Scheme................................................................................................. 589
17-6. Switch to NTUx............................................................................................................ 590
17-7. Missing NTUx Signal Example.......................................................................................... 591
17-8. Digital Watchdog.......................................................................................................... 591
17-9. DWD Operation ........................................................................................................... 592
17-10. Digital Windowed Watchdog Timing Example ........................................................................ 593
17-11. Digital Windowed Watchdog Operation Example (25% Window) .................................................. 593
17-12. RTI Global Control Register (RTIGCTRL) [offset = 00].............................................................. 596
17-13. RTI Timebase Control Register (RTITBCTRL) [offset = 04h]....................................................... 597
17-14. RTI Capture Control Register (RTICAPCTRL) [offset = 08h] ....................................................... 598
17-15. RTI Compare Control Register (RTICOMPCTRL) [offset = 0Ch]................................................... 599
17-16. RTI Free Running Counter 0 Register (RTIFRC0) [offset = 10h]................................................... 600
17-17. RTI Up Counter 0 Register (RTIUC0) [offset = 14h] ................................................................. 600
17-18. RTI Compare Up Counter 0 Register (RTICPUC0) [offset = 18h] ................................................. 601
17-19. RTI Capture Free Running Counter 0 Register (RTICAFRC0) [offset = 20h] .................................... 601
17-20. RTI Capture Up Counter 0 Register (RTICAUC0) [offset = 24h] ................................................... 602
17-21. RTI Free Running Counter 1 Register (RTIFRC1) [offset = 30h]................................................... 602
17-22. RTI Up Counter 1 Register (RTIUC1) [offset = 34h] ................................................................. 603
17-23. RTI Compare Up Counter 1 Register (RTICPUC1) [offset = 38h] ................................................. 604
17-24. RTI Capture Free Running Counter 1 Register (RTICAFRC1) [offset = 40h] .................................... 605
17-25. RTI Capture Up Counter 1 Register (RTICAUC1) [offset = 44h] ................................................... 605
17-26. RTI Compare 0 Register (RTICOMP0) [offset = 50h]................................................................ 606
17-27. RTI Update Compare 0 Register (RTIUDCP0) [offset = 54h]....................................................... 606
17-28. RTI Compare 1 Register (RTICOMP1) [offset = 58h]................................................................ 607
17-29. RTI Update Compare 1 Register (RTIUDCP1) [offset = 5Ch] ...................................................... 607
17-30. RTI Compare 2 Register (RTICOMP2) [offset = 60h]................................................................ 608
17-31. RTI Update Compare 2 Register (RTIUDCP2) [offset = 64h]....................................................... 608
17-32. RTI Compare 3 Register (RTICOMP3) [offset = 68h]................................................................ 609
17-33. RTI Update Compare 3 Register (RTIUDCP3) [offset = 6Ch] ...................................................... 609
17-34. RTI Timebase Low Compare Register (RTITBLCOMP) [offset = 70h] ............................................ 610
17-35. RTI Timebase High Compare Register (RTITBHCOMP) [offset = 74h] ........................................... 610
17-36. RTI Set Interrupt Control Register (RTISETINTENA) [offset = 80h] ............................................... 611
17-37. RTI Clear Interrupt Control Register (RTICLEARINTENA) [offset = 84h] ......................................... 613
17-38. RTI Interrupt Flag Register (RTIINTFLAG) [offset = 88h] ........................................................... 615
17-39. Digital Watchdog Control Register (RTIDWDCTRL) [offset = 90h] ................................................ 616
17-40. Digital Watchdog Preload Register (RTIDWDPRLD) [offset = 94h]................................................ 617
17-41. Watchdog Status Register (RTIWDSTATUS) [offset = 98h] ........................................................ 618
17-42. RTI Watchdog Key Register (RTIDWDKEY) [offset = 9Ch]......................................................... 619
17-43. RTI Watchdog Down Counter Register (RTIDWDCNTR) [offset = A0h] .......................................... 620
17-44. Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) [offset = A4h]............................ 620
17-45. Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) [offset = A8h]....................... 621
17-46. RTI Compare Interrupt Clear Enable Register (RTIINTCLRENABLE) [offset = ACh] ........................... 622