Texas Instruments TMS320 2833 Series User Manual

Register Descriptions www.ti.com
528
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Direct Memory Access (DMA) Module
8.9.10 SRC_BURST_STEP Register (Offset = 1024h + [i * E3h]) [reset = 0h]
SRC_BURST_STEP is shown in Figure 8-17 and described in Table 8-13.
Figure 8-17. SRC_BURST_STEP Register
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SRCBURSTSTEP
R/W-0h
Table 8-13. SRC_BURST_STEP Register Field Descriptions
Bit Field Type Reset Description
15-0 SRCBURSTSTEP R/W 0h These bits specify the source address post-increment/decrement
step size while processing a burst of data:
Only values from -4096 to 4095 are valid.
0000h = No address change
0001h = Add 1 to address
0002h = Add 2 to address
0FFFh = Add 4095 to address
F000h = Sub 4096 from address
FFFEh = Sub 2 from address
FFFFh = Sub 1 from address

Texas Instruments TMS320 2833 Series Specifications

General

Brand	Texas Instruments
Model	TMS320 2833 Series
Category	Controller
Language	English