EasyManuals Logo

Texas Instruments TMS320 2833 Series User Manual

Texas Instruments TMS320 2833 Series
868 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #381 background imageLoading...
Page #381 background image
www.ti.com
eCAP Registers
381
SPRUI07March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Enhanced Capture (eCAP)
5.8.2.8 ECCTL2 Register (Offset = 15h) [reset = 6h]
ECCTL2 is shown in Figure 5-25 and described in Table 5-11.
Return to the Summary Table.
Capture Control Register 2
Figure 5-25. ECCTL2 Register
15 14 13 12 11 10 9 8
RESERVED APWMPOL CAP_APWM SWSYNC
R-0h R/W-0h R/W-0h R-0/W1S-0h
7 6 5 4 3 2 1 0
SYNCO_SEL SYNCI_EN TSCTRSTOP REARM STOP_WRAP CONT_ONESH
T
R/W-0h R/W-0h R/W-0h R-0/W1S-0h R/W-3h R/W-0h
Table 5-11. ECCTL2 Register Field Descriptions
Bit Field Type Reset Description
15-11 RESERVED R 0h
Reserved
10 APWMPOL R/W 0h
APWM output polarity select. This is applicable only in APWM
operating mode.
Reset type: SYSRSn
0h (R/W) = Output is active high (Compare value defines high time)
1h (R/W) = Output is active low (Compare value defines low time)
9 CAP_APWM R/W 0h
CAP/APWM operating mode select
Reset type: SYSRSn
0h (R/W) = ECAP module operates in capture mode. This mode
forces the following configuration:
- Inhibits TSCTR resets via CTR = PRD event
- Inhibits shadow loads on CAP1 and 2 registers
- Permits user to enable CAP1-4 register load
- CAPx/APWMx pin operates as a capture input
1h (R/W) = ECAP module operates in APWM mode. This mode
forces the following configuration:
- Resets TSCTR on CTR = PRD event (period boundary
- Permits shadow loading on CAP1 and 2 registers
- Disables loading of time-stamps into CAP1-4 registers
- CAPx/APWMx pin operates as a APWM output
8 SWSYNC R-0/W1S 0h
Software-forced Counter (TSCTR) Synchronizer. This provides the
user a method to generate a synchronization pulse through software.
In APWM mode, the synchronization pulse can also be sourced from
the CTR = PRD event.
Reset type: SYSRSn
0h (R/W) = Writing a zero has no effect. Reading always returns a
zero
1h (R/W) = Writing a one forces a TSCTR shadow load of current
ECAP module and any ECAP modules down-stream providing the
SYNCO_SEL bits are 0,0. After writing a 1, this bit returns to a
zero.
Note: Selection CTR = PRD is meaningful only in APWM mode
however, you can choose it in CAP mode if you find doing so
useful.
7-6 SYNCO_SEL R/W 0h
Sync-Out Select
Reset type: SYSRSn
0h (R/W) = Select sync-in event to be the sync-out signal (pass
through)
1h (R/W) = Select CTR = PRD event to be the sync-out signal
2h (R/W) = Disable sync out signal
3h (R/W) = Disable sync out signal

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TMS320 2833 Series and is the answer not in the manual?

Texas Instruments TMS320 2833 Series Specifications

General IconGeneral
BrandTexas Instruments
ModelTMS320 2833 Series
CategoryController
LanguageEnglish

Related product manuals