CS
A(18:0)
OE
WE
D(15:0)
Low16-bits
External
wait-state
generator
XREADY
XCLKOUT
XA(19:1)
XRD
XWE0
XD(15:0)
XINTF
CS
A(18:0)
OE
WE
D(31:16)
XZCS0/6/7
XA0/
(select
XWE1
XWE1)
XD(31:16)
High16-bits
www.ti.com
XINTF Configuration Overview
843
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
External Interface (XINTF)
Figure 14-5. Typical 32-bit Data Bus XINTF Connections
Table 14-1. 16-bit Mode Behavior
16-bit Mode Write Access XA0/XWE1 XWE0
no access 1 1
16-bit value at even address 0 0
16-bit value at odd address 1 0
Table 14-2. 32-bit Mode Behavior
32-bit Mode Write Access XA0/XWE1 XWE0
no access 1 1
16-bit value at even address 1 0
16-bit value at odd address 0 1
32-bit value 0 0
To Next Page
Loading...
Need help?
General
