Texas Instruments TMS320 2833 Series

GPCDAT
(latch)
GPCSET,
GPCCLEAR,
GPCTOGGLE
GPCMUX1
SYSCLKOUT
Hi-Z
when
high
GPIO64
to
GPIO79
Pins
PU
XRS
Sync
GPCDIR
(latch)
XD0_IN/../XD15_IN
1
(defaultonreset)
(defaultonreset)
GPIOx_OUT
GPIOx_DIR
GPCPUD
0=enablePU
1=disablePU
(disabledafterreset)
async
(asyncdisable
whenlow)
XRS
GPCDAT (read)
GPIOx_IN
1
0
XD0_OUT/../XD15_OUT
XD_OE
0=input,1=output
1
0
www.ti.com General-Purpose Input/Output (GPIO)
91
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
System Control and Interrupts
Figure 1-44. GPIO64 to GPIO79 Multiplexing Diagram (Minimal GPIOs Without Qualification)