Texas Instruments TMS320 2833 Series User Manual

eCAN Registers www.ti.com
820
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Controller Area Network (CAN)
13.8.15.2 Global Interrupt Mask Register (CANGIM)
The set up for the interrupt mask register is the same as for the interrupt flag register. If a bit is set, the
corresponding interrupt is enabled. This register is EALLOW protected.
The GMIF has no corresponding bit in the CANGIM because the mailboxes have individual mask bits in
the CANMIM register.
Figure 13-27. Global Interrupt Mask Register (CANGIM)
31 18 17 16
Reserved MTOM TCOM
R-0 R/WP-
0
R/WP-
0
15 14 13 12 11 10 9 8
Reserved AAIM WDIM WUIM RMLIM BOIM EPIM WLIM
R-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0 R/WP-0
7 3 2 1 0
Reserved GIL I1EN I0EN
R-0 R/WP-0 R/WP-0 R/WP-0
LEGEND: R = Read; W = Write; WP = Write in EALLOW mode only; -n = value after reset
Table 13-23. Global Interrupt Mask Register (CANGIM) Field Descriptions
Bit Field Value Description
31:18 Reserved Reads are undefined and writes have no effect.
17 MTOM Mailbox time-out interrupt mask
1 Enabled
0 Disabled
16 TCOM Time stamp counter overflow mask
1 Enabled
0 Disabled
15 Reserved Reads are undefined and writes have no effect.
14 AAIM Abort Acknowledge Interrupt Mask.
1 Enabled
0 Disabled
13 WDIM Write denied interrupt mask
1 Enabled
0 Disabled
12 WUIM Wake-up interrupt mask
1 Enabled
0 Disabled
11 RMLIM Received-message-lost interrupt mask
1 Enabled
0 Disabled
10 BOIM Bus-off interrupt mask
1 Enabled
0 Disabled
9 EPIM Error-passive interrupt mask
1 Enabled
0 Disabled
8 WLIM Warning level interrupt mask
1 Enabled
0 Disabled

Texas Instruments TMS320 2833 Series Specifications

General

Brand	Texas Instruments
Model	TMS320 2833 Series
Category	Controller
Language	English