www.ti.com
18
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
List of Figures
6-23. QPOSMAX Register...................................................................................................... 415
6-24. QPOSCMP Register...................................................................................................... 416
6-25. QPOSILAT Register...................................................................................................... 417
6-26. QPOSSLAT Register..................................................................................................... 418
6-27. QPOSLAT Register....................................................................................................... 419
6-28. QUTMR Register.......................................................................................................... 420
6-29. QUPRD Register.......................................................................................................... 421
6-30. QWDTMR Register....................................................................................................... 422
6-31. QWDPRD Register ....................................................................................................... 423
6-32. QDECCTL Register....................................................................................................... 424
6-33. QEPCTL Register......................................................................................................... 426
6-34. QCAPCTL Register....................................................................................................... 429
6-35. QPOSCTL Register....................................................................................................... 430
6-36. QEINT Register ........................................................................................................... 431
6-37. QFLG Register ............................................................................................................ 433
6-38. QCLR Register............................................................................................................ 435
6-39. QFRC Register............................................................................................................ 437
6-40. QEPSTS Register ........................................................................................................ 439
6-41. QCTMR Register.......................................................................................................... 441
6-42. QCPRD Register.......................................................................................................... 442
6-43. QCTMRLAT Register..................................................................................................... 443
6-44. QCPRDLAT Register..................................................................................................... 444
7-1. Block Diagram of the ADC Module..................................................................................... 446
7-2. ADC Core Clock and Sample-and-Hold (S/H) Clock................................................................. 448
7-3. Clock Chain to the ADC.................................................................................................. 448
7-4. ADCINx Input Model...................................................................................................... 450
7-5. External Bias for 2.048-V External Reference ........................................................................ 455
7-6. Flow Chart of Offset Error Correction Process ....................................................................... 459
7-7. Ideal Code Distribution of Sampled 0-V Reference .................................................................. 460
7-8. Block Diagram of Autosequenced ADC in Cascaded Mode ........................................................ 463
7-9. Block Diagram of Autosequenced ADC With Dual Sequencers.................................................... 464
7-10. Sequential Sampling Mode (SMODE = 0)............................................................................. 466
7-11. Simultaneous Sampling Mode (SMODE = 1) ......................................................................... 467
7-12. Flow Chart for Uninterrupted Autosequenced Mode................................................................. 471
7-13. Example of ePWM Triggers to Start the Sequencer ................................................................ 472
7-14. Interrupt Operation During Sequenced Conversions ................................................................ 475
7-15. ADCTRL1 Register ....................................................................................................... 478
7-16. ADCTRL2 Register ....................................................................................................... 480
7-17. ADCMAXCONV Register ................................................................................................ 483
7-18. ADCCHSELSEQ1 Register.............................................................................................. 485
7-19. ADCCHSELSEQ2 Register.............................................................................................. 486
7-20. ADCCHSELSEQ3 Register.............................................................................................. 487
7-21. ADCCHSELSEQ4 Register.............................................................................................. 488
7-22. ADCASEQSR Register .................................................................................................. 489
7-23. ADCRESULT_0 to ADCRESULT_15 Register ....................................................................... 490
7-24. ADCRESULT_0 to ADCRESULT_15 Register (Addresses 0x0B00-0x0B0F).................................... 490
7-25. ADCTRL3 Register ....................................................................................................... 491
7-26. ADCST Register .......................................................................................................... 492
7-27. ADCREFSEL Register ................................................................................................... 493
To Next Page
Loading...
Need help?
General
