Texas Instruments TMS320 2833 Series User Manual

www.ti.com Register Descriptions
511
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Direct Memory Access (DMA) Module
Table 8-2. DMA Register Summary
(1)
(continued)
Offset Acronym Register Name Section
102Ah SRC_WRAP_SIZE_0 Source Wrap Size Register Section 8.9.16
102Bh SRC_WRAP_COUNT_0 Source Wrap Count Register Section 8.9.17
102Ch SRC_WRAP_STEP_0 Source Wrap Step Size Register Section 8.9.18
102Dh DST_WRAP_SIZE_0 Destination Wrap Size Register Section 8.9.19
102Eh DST_WRAP_COUNT_0 Destination Wrap Count Register Section 8.9.20
102Fh DST_WRAP_STEP_0 Destination Wrap Step Size Register Section 8.9.21
1030h SRC_BEG_ADDR_SHADOW_0 Shadow Source Begin and Current Address Pointer
Registers
Section 8.9.22
1032h SRC_ADDR_SHADOW_0 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.23
1034h SRC_BEG_ADDR_0 Active Source Begin and Current Address Pointer
Registers
Section 8.9.24
1036h SRC_ADDR_0 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.25
1038h DST_BEG_ADDR_SHADOW_0 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.26
103Ah DST_ADDR_SHADOW_0 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.27
103Ch DST_BEG_ADDR_0 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.28
103Eh DST_ADDR_0 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.29
1103h MODE_1 Mode Register Section 8.9.6
1104h CONTROL_1 Control Register Section 8.9.7
1105h BURST_SIZE_1 Burst Size Register Section 8.9.8
1106h BURST_COUNT_1 Burst Count Register Section 8.9.9
1107h SRC_BURST_STEP_1 Source Burst Step Size Register Section 8.9.10
1108h DST_BURST_STEP_1 Destination Burst Step Size Register Section 8.9.11
1109h TRANSFER_SIZE_1 Transfer Size Register Section 8.9.12
110Ah TRANSFER_COUNT_1 Transfer Count Register Section 8.9.13
110Bh SRC_TRANSFER_STEP_1 Source Transfer Step Size Register Section 8.9.14
110Ch DST_TRANSFER_STEP_1 Destination Transfer Step Size Register Section 8.9.15
110Dh SRC_WRAP_SIZE_1 Source Wrap Size Register Section 8.9.16
110Eh SRC_WRAP_COUNT_1 Source Wrap Count Register Section 8.9.17
110Fh SRC_WRAP_STEP_1 Source Wrap Step Size Register Section 8.9.18
1110h DST_WRAP_SIZE_1 Destination Wrap Size Register Section 8.9.19
1111h DST_WRAP_COUNT_1 Destination Wrap Count Register Section 8.9.20
1112h DST_WRAP_STEP_1 Destination Wrap Step Size Register Section 8.9.21
1113h SRC_BEG_ADDR_SHADOW_1 Shadow Source Begin and Current Address Pointer
Registers
Section 8.9.22
1115h SRC_ADDR_SHADOW_1 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.23
1117h SRC_BEG_ADDR_1 Active Source Begin and Current Address Pointer
Registers
Section 8.9.24
1119h SRC_ADDR_1 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.25
111Bh DST_BEG_ADDR_SHADOW_1 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.26
111Dh DST_ADDR_SHADOW_1 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.27
111Fh DST_BEG_ADDR_1 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.28

Texas Instruments TMS320 2833 Series Specifications

General

Brand	Texas Instruments
Model	TMS320 2833 Series
Category	Controller
Language	English