581
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Communications Interface (SCI)
Chapter 10
SPRUI07–March 2020
Serial Communications Interface (SCI)
This chapter describes the features and operation of the serial communication interface (SCI) module. SCI
is a two−wire asynchronous serial port, commonly known as a UART. The SCI modules support digital
communications between the CPU and other asynchronous peripherals that use the standard non-return-
to-zero (NRZ) format. The SCI receiver and transmitter each have a 16-level deep FIFO for reducing
servicing overhead, and each has its own separate enable and interrupt bits. Both can be operated
independently for half-duplex communication, or simultaneously for full-duplex communication.
To specify data integrity, the SCI checks received data for break detection, parity, overrun, and framing
errors. The bit rate is programmable to different speeds through a 16-bit baud-select register.
Topic ........................................................................................................................... Page
10.1 Introduction ..................................................................................................... 582
10.2 Architecture..................................................................................................... 584
10.3 SCI Module Signal Summary.............................................................................. 584
10.4 Configuring Device Pins.................................................................................... 584
10.5 Multiprocessor and Asynchronous Communication Modes ................................... 584
10.6 SCI Programmable Data Format ......................................................................... 585
10.7 SCI Multiprocessor Communication.................................................................... 585
10.8 Idle-Line Multiprocessor Mode ........................................................................... 586
10.9 Address-Bit Multiprocessor Mode ...................................................................... 588
10.10 SCI Communication Format.............................................................................. 589
10.11 SCI Port Interrupts........................................................................................... 591
10.12 SCI Baud Rate Calculations.............................................................................. 592
10.13 SCI Enhanced Features.................................................................................... 592
10.14 SCI Registers.................................................................................................. 595