Texas Instruments TMS570LC4357 - Page 70

www.ti.com
70
SPNU563A–March 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
List of Figures
35-81. Trip-Zone Control Register (TZCTL) [offset = 2Ah]................................................................. 2089
35-82. Trip-Zone Clear Register (TZCLR) [offset = 2Ch]................................................................... 2090
35-83. Trip-Zone Flag Register (TZFLG) [offset = 2Eh] .................................................................... 2091
35-84. Trip-Zone Force Register (TZFRC) [offset = 32h] .................................................................. 2092
35-85. Event-Trigger Selection Register (ETSEL) [offset = 30h].......................................................... 2093
35-86. Event-Trigger Flag Register (ETFLG) [offset = 34h]................................................................ 2094
35-87. Event-Trigger Prescale Register (ETPS) [offset = 36h]............................................................ 2095
35-88. Event-Trigger Force Register (ETFRC) [offset = 38h].............................................................. 2097
35-89. Event-Trigger Clear Register (ETCLR) [offset = 3Ah] .............................................................. 2098
35-90. PWM-Chopper Control Register (PCCTL) [offset = 3Eh] .......................................................... 2099
35-91. Digital Compare A Control Register (DCACTL) [offset = 60h] .................................................... 2101
35-92. Digital Compare Trip Select (DCTRIPSEL) [offset = 62h] ......................................................... 2102
35-93. Digital Compare Filter Control Register (DCFCTL) [offset = 64h] ................................................ 2103
35-94. Digital Compare B Control Register (DCBCTL) [offset = 66h] .................................................... 2104
35-95. Digital Compare Filter Offset Register (DCFOFFSET) [offset = 68h] ............................................ 2105
35-96. Digital Compare Capture Control Register (DCCAPCTL) [offset = 6Ah]......................................... 2105
35-97. Digital Compare Filter Window Register (DCFWINDOW) [offset = 6Ch] ........................................ 2106
35-98. Digital Compare Filter Offset Counter Register (DCFOFFSETCNT) [offset = 6Eh] ............................ 2106
35-99. Digital Compare Counter Capture Register (DCCAP) [offset = 70h] ............................................. 2107
35-100. Digital Compare Filter Window Counter Register (DCFWINDOWCNT) [offset = 72h] ....................... 2107
36-1. DMM Block Diagram.................................................................................................... 2109
36-2. Trace Mode Packet Format............................................................................................ 2111
36-3. Direct Data Mode Packet Format ..................................................................................... 2111
36-4. Packet Sync Signal Example .......................................................................................... 2113
36-5. Example Single Packet Transmission ................................................................................ 2113
36-6. Interrupt Structure....................................................................................................... 2114
36-7. DMM Global Control Register (DMMGLBCTRL) [offset = 00h] ................................................... 2116
36-8. DMM Interrupt Set Register (DMMINTSET) [offset = 04h]......................................................... 2118
36-9. DMM Interrupt Clear Register (DMMINTCLR) [offset = 08h]...................................................... 2122
36-10. DMM Interrupt Level Register (DMMINTLVL) [offset = 0Ch] ...................................................... 2127
36-11. DMM Interrupt Flag Register (DMMINTFLG) [offset = 10h] ....................................................... 2129
36-12. DMM Interrupt Offset 1 Register (DMMOFF1) [offset = 14h]...................................................... 2133
36-13. DMM Interrupt Offset 2 Register (DMMOFF2) [offset = 18h]...................................................... 2134
36-14. DMM Direct Data Mode Destination Register (DMMDDMDEST) [offset = 1Ch]................................ 2135
36-15. DMM Direct Data Mode Blocksize Register (DMMDDMBL) [offset = 20h] ...................................... 2135
36-16. DMM Direct Data Mode Pointer Register (DMMDDMPT) [offset = 24h] ......................................... 2136
36-17. DMM Direct Data Mode Interrupt Pointer Register (DMMINTPT) [offset = 28h]................................ 2136
36-18. DMM Destination x Region 1 (DMMDESTxREG1) [offset = 2Ch, 3Ch, 4Ch, 5Ch]............................. 2137
36-19. DMM Destination x Blocksize 1 (DMMDESTxBL1) [offset = 30h, 40h, 50h, 60h] .............................. 2138
36-20. DMM Destination x Region 2 (DMMDESTxREG2) [offset = 34h, 44h, 54h, 64h] .............................. 2139
36-21. DMM Destination x Blocksize 2 (DMMDESTxBL2) [offset = 38h, 48h, 58h, 68h] .............................. 2140
36-22. DMM Pin Control 0 (DMMPC0) [offset = 6Ch] ...................................................................... 2141
36-23. DMM Pin Control 1 (DMMPC1) [offset = 70h]....................................................................... 2142
36-24. DMM Pin Control 2 (DMMPC2) [offset = 74h]....................................................................... 2144
36-25. DMM Pin Control 3 (DMMPC3) [offset = 78h]....................................................................... 2145
36-26. DMM Pin Control 4 (DMMPC4) [offset = 7Ch] ...................................................................... 2146
36-27. DMM Pin Control 5 (DMMPC5) [offset = 80h]....................................................................... 2148
36-28. DMM Pin Control 6 (DMMPC6) [offset = 84h]....................................................................... 2149
36-29. DMM Pin Control 7 (DMMPC7) [offset = 88h]....................................................................... 2151