Texas Instruments TMS320 2833 Series User Manual

www.ti.com Register Descriptions
513
SPRUI07–March 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Direct Memory Access (DMA) Module
Table 8-2. DMA Register Summary
(1)
(continued)
Offset Acronym Register Name Section
12D9h SRC_BEG_ADDR_SHADOW_3 Shadow Source Begin and Current Address Pointer
Registers
Section 8.9.22
12DBh SRC_ADDR_SHADOW_3 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.23
12DDh SRC_BEG_ADDR_3 Active Source Begin and Current Address Pointer
Registers
Section 8.9.24
12DFh SRC_ADDR_3 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.25
12E1h DST_BEG_ADDR_SHADOW_3 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.26
12E3h DST_ADDR_SHADOW_3 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.27
12E5h DST_BEG_ADDR_3 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.28
12E7h DST_ADDR_3 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.29
13ACh MODE_4 Mode Register Section 8.9.6
13ADh CONTROL_4 Control Register Section 8.9.7
13AEh BURST_SIZE_4 Burst Size Register Section 8.9.8
13AFh BURST_COUNT_4 Burst Count Register Section 8.9.9
13B0h SRC_BURST_STEP_4 Source Burst Step Size Register Section 8.9.10
13B1h DST_BURST_STEP_4 Destination Burst Step Size Register Section 8.9.11
13B2h TRANSFER_SIZE_4 Transfer Size Register Section 8.9.12
13B3h TRANSFER_COUNT_4 Transfer Count Register Section 8.9.13
13B4h SRC_TRANSFER_STEP_4 Source Transfer Step Size Register Section 8.9.14
13B5h DST_TRANSFER_STEP_4 Destination Transfer Step Size Register Section 8.9.15
13B6h SRC_WRAP_SIZE_4 Source Wrap Size Register Section 8.9.16
13B7h SRC_WRAP_COUNT_4 Source Wrap Count Register Section 8.9.17
13B8h SRC_WRAP_STEP_4 Source Wrap Step Size Register Section 8.9.18
13B9h DST_WRAP_SIZE_4 Destination Wrap Size Register Section 8.9.19
13BAh DST_WRAP_COUNT_4 Destination Wrap Count Register Section 8.9.20
13BBh DST_WRAP_STEP_4 Destination Wrap Step Size Register Section 8.9.21
13BCh SRC_BEG_ADDR_SHADOW_4 Shadow Source Begin and Current Address Pointer
Registers
Section 8.9.22
13BEh SRC_ADDR_SHADOW_4 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.23
13C0h SRC_BEG_ADDR_4 Active Source Begin and Current Address Pointer
Registers
Section 8.9.24
13C2h SRC_ADDR_4 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.25
13C4h DST_BEG_ADDR_SHADOW_4 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.26
13C6h DST_ADDR_SHADOW_4 Shadow Destination Begin and Current Address Pointer
Registers
Section 8.9.27
13C8h DST_BEG_ADDR_4 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.28
13CAh DST_ADDR_4 Active Destination Begin and Current Address Pointer
Registers
Section 8.9.29
148Fh MODE_5 Mode Register Section 8.9.6
1490h CONTROL_5 Control Register Section 8.9.7
1491h BURST_SIZE_5 Burst Size Register Section 8.9.8
1492h BURST_COUNT_5 Burst Count Register Section 8.9.9

Texas Instruments TMS320 2833 Series Specifications

General

Brand	Texas Instruments
Model	TMS320 2833 Series
Category	Controller
Language	English