High Performance DMA Controller
UG0331 User Guide Revision 15.0 246
8.4 HPDMA Controller Register Map
The following table summarizes the HPDMA controller register map. The sections that follow detail
register bit descriptions of status, configuration, and debug registers. All the register bits are active high;
on reset they assume default values. Register R/W corresponds to external processor accessibility. The
address range of the HPDMA APB registers is x40014000 to x40014FFF. Only the 7 LSBs are
considered for addressing the registers.
Table 149 • HPDMA Register Map
Register Name
Address
Offset
Register
Type
Reset
Value Description
HPDMAEDR_REG x00 R x0F HPDMA Empty Descriptor register
HPDMAD0SAR_REG x04 R/W x00 Descriptor 0 source memory start address
HPDMAD0DAR_REG x08 R/W x00 Descriptor 0 destination memory start address
HPDMAD0SR_REG x0C R/W x00 Descriptor 0 Control register
HPDMAD0SR_REG x10 R x00 Descriptor 0 Status register
HPDMAD0PTR_REG x14 R x00 Descriptor 0 Pending Transfer register
HPDMAD1SAR_REG x18 R/W x00 Descriptor 1 source memory start address
HPDMAD1DAR_REG x1C R/W x00 Descriptor 1 destination memory start address.
HPDMAD1CR_REG x20 R/W x00 Descriptor 1 Control register
HPDMAD1SR_REG x24 R x00 Descriptor 1 Status register
HPDMAD1PTR_REG x28 R x00 Descriptor 1 Pending Transfer register
HPDMAD2SAR_REG x2C R/W x00 Descriptor 2 source memory start address
HPDMAD2DAR_REG x30 R/W x00 Descriptor 2 destination memory start address
HPDMAD2CR_REG x34 R/W x00 Descriptor 2 Control register
HPDMAD2SR_REG x38 R x00 Descriptor 2 Status register
HPDMAD2PTR_REG x3C R x00 Descriptor 2 Pending Transfer register
HPDMAD3SAR_REG x40 R/W x00 Descriptor 3 source memory start address
HPDMAD3DAR_REG x44 R/W x00 Descriptor 3 destination memory start address
HPDMAD3CR_REG x48 R/W x00 Descriptor 3 Control register
HPDMAD3SR_REG x4C R x00 Descriptor 3 Status register
HPDMAD3PTR_REG x50 R x00 Descriptor 3 Pending Transfer register
HPDMAICR_REG x54 W x00 HPDMA Interrupt Clear register
HPDMADR_REG x58 R x01 HPDMA Debug register
To Next Page
Loading...
