EasyManuals Logo

Renesas RX Series User Manual

Renesas RX Series
1823 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1039 background imageLoading...
Page #1039 background image
R01UH0823EJ0100 Rev.1.00 Page 1039 of 1823
Jul 31, 2019
RX23W Group 33. Serial Communications Interface (SCIg, SCIh)
33.5.2 CTS and RTS Functions
In the CTS function, CTSn# pin input is used to control reception/transmission start when the clock source is the internal
clock. Setting the SPMR.CTSE bit to 1 enables the CTS function.
When the CTS function is enabled, placing the low level on the CTSn# pin causes reception/transmission to start.
Applying the high level to the CTS# pin while reception/transmission are in progress does not affect reception/
transmission of the current frame, which continues.
In the RTS function, RTSn# pin output is used to request reception/transmission start when the clock source is an
external synchronizing clock. A low level is output when serial communications become possible. Conditions for output
of the low and high level are shown below.
[Conditions for low-level output]
When the following conditions are all satisfied
The SCR.RE or SCR.TE bit is 1
Transmission or reception of data is not in progress
There are no received data yet to be read (when the SCR.RE bit is 1)
Transmit data has been written (when the SCR.TE bit is 1)
The SSR.ORER flag is 0
[Condition for high-level output]
The conditions for low-level output have not been satisfied.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RX Series and is the answer not in the manual?

Renesas RX Series Specifications

General IconGeneral
CoreRXv1, RXv2, RXv3
Flash MemoryUp to 8 MB
RAMUp to 1 MB
Operating Voltage1.62V to 5.5V
Operating Temperature-40°C to +85°C or +105°C
PackageBGA, LQFP
ADC Resolution12-bit
DAC Resolution12-bit
Communication InterfacesSCI, SPI, I2C, USB, Ethernet, CAN
Architecture32-bit
Security FeaturesMemory Protection Unit (MPU)

Related product manuals